# MELSEC System Q/L Series 

## Programmable Logic Controllers

## Programming Manual

Programming Manual for the MELSEC System Q and L Series Art. No.:

| Version | Changes / Additions / Corrections |
| :--- | :--- |
| A 11/2011 | First |


| A | $11 / 2011$ | akl | First edition |
| :--- | :--- | :--- | :--- |

## About this Manual

The texts, illustrations, diagrams, and examples contained in this manual are intended exclusively as support material for the explanation, handling, programming, and operation of the programmable logic controllers of the MELSEC System Q and L series.

If you have any questions concerning the programming and operation of the equipment described in this manual, please contact your relevant sales office or department (refer to back of cover).

Current information and answers to frequently asked questions are also available through the Internet (www.mitsubishi-automation.com)

MITSUBISHI ELECTRIC EUROPE B.V. reserves the right for technical changes and changes to this manual at any time without prior notice.

## Contents

1 Introduction
1.1 Further manuals ..... 1-1
1.2 CPU types ..... 1-2
1.3 Software ..... 1-2
1.4 Finding an instruction ..... 1-3
1.5 PLC parameters ..... 1-4
1.6 Comparison between the software packages ..... 1-6
2 Instruction Tables
2.1 Subdivision of instructions ..... 2-1
2.2 Overview of instructions ..... 2-4
2.2.1 Description of the overview tables ..... 2-4
2.3 Sequence instructions ..... 2-6
2.3.1 Input instructions. ..... 2-6
2.3.2 Connection instructions ..... 2-7
2.3.3 Output instruction ..... 2-8
2.3.4 Shift instructions ..... 2-9
2.3.5 Master control instructions ..... 2-9
2.3.6 Program termination instructions ..... 2-9
2.3.7 Miscellaneous instructions ..... 2-9
2.4 Application instructions, Part 1 ..... 2-10
2.4.1 Comparison operation instructions ..... 2-10
2.4.2 Arithmetic operation instructions. ..... 2-14
2.4.3 Data conversion instructions ..... 2-20
2.4.4 Data transfer instructions ..... 2-23
2.4.5 Program branch instructions ..... 2-25
2.4.6 Interrupt program execution control instructions ..... 2-25
2.4.7 Data refresh instructions ..... 2-25
2.4.8 Other convenient instructions ..... 2-26
2.5 Application instructions, Part 2 ..... 2-27
2.5.1 Logical operation instructions ..... 2-27
2.5.2 Rotation instructions ..... 2-30
2.5.3 Shift instructions ..... 2-31
2.5.4 Bit processing instructions ..... 2-32
2.5.5 Data processing instructions ..... 2-33
2.5.6 Structured program instructions ..... 2-36
2.5.7 Data table operation instructions ..... 2-38
2.5.8 Buffer memory access instructions ..... 2-39
2.5.9 Display instructions ..... 2-39
2.5.10 Debugging and failure diagnosis instructions ..... 2-40
2.5.11 Character string processing instructions ..... 2-41
2.5.12 Special function instructions ..... 2-44
2.5.13 Data control instructions ..... 2-48
2.5.14 File register switching instructions ..... 2-50
2.5.15 Clock instructions ..... 2-51
2.5.16 Expansion clock instructions ..... 2-53
2.5.17 Program instructions ..... 2-54
2.5.18 Other instructions ..... 2-55
2.6 Data link instructions ..... 2-58
2.6.1 Instructions for network refresh ..... 2-58
2.6.2 Read/write routing information ..... 2-58
2.7 Multiple CPU dedicated instruction ..... 2-59
2.7.1 Instructions for writing to the CPU shared memory of host CPU ..... 2-59
2.7.2 Instructions for reading from the CPU shared memory of another CPU ..... 2-59
2.7.3 Multiple CPU high-speed transmission dedicated instructions ..... 2-60
2.8 System switching instruction for a redundant system ..... 2-61
2.9 Instructions for special function modules ..... 2-62
2.9.1 Instructions for serial communication modules ..... 2-62
2.9.2 Instructions for PROFIBUS/DP interface modules ..... 2-62
2.9.3 Instructions for ETHERNET interface modules. ..... 2-63
2.9.4 Instruction for MELSECNET/H ..... 2-63
2.9.5 Instructions for CC-Link ..... 2-64
3 Configuration of Instructions
3.1 The structure of an instruction ..... 3-1
3.1.1 Source of data (s) ..... 3-1
3.1.2 Destination of data (d) ..... 3-2
3.1.3 Number (n) ..... 3-2
3.2 Notation of instructions ..... 3-3
3.2.1 16/32-bit and pulse ..... 3-3
3.2.2 MELSEC and IEC ..... 3-3
3.2.3 Further characteristics of the instruction notation ..... 3-5
3.2.4 Specification of the notation ..... 3-5
3.3 Programming of dedicated instructions ..... 3-6
3.4 Programming of variables ..... 3-7
3.4.1 Programming with the GX IEC Developer. ..... 3-7
3.5 Data types ..... 3-9
3.5.1 Processing of data ..... 3-11
3.5.2 Addressing of arrays and registers in the GX IEC Developer ..... 3-22
3.5.3 Usage of character string data (STRING). ..... 3-25
3.6 Index qualification ..... 3-27
3.7 Indirect designation (GX Works2 only) ..... 3-39
3.8 Reducing instruction processing time ..... 3-42
3.8.1 Subset processing ..... 3-42
3.8.2 Operation processing with standard device registers $(Z)$ (Universal model QCPU and LCPU only) ..... 3-43
3.9 Operation errors ..... 3-44
3.9.1 Verification of the device range ..... 3-45
3.9.2 Verification of the device data. ..... 3-51
3.9.3 Buffer memory access ..... 3-51
3.9.4 Multiple CPU shared memory access ..... 3-51
3.10 Execution conditions of the instructions ..... 3-52
3.10.1 Execution condition ..... 3-52
3.10.2 EN input and ENO output ..... 3-53
3.11 Number of program steps ..... 3-55
3.12 Multiple Instructions using the same device. ..... 3-61
3.12.1 OUT instructions using the same device ..... 3-61
3.12.2 SET/RST instructions using the same device ..... 3-62
3.12.3 PLS instructions using the same device ..... 3-63
3.12.4 PLF instructions using the same device ..... 3-64
3.13 Precautions for use of file registers ..... 3-66
4 Layout and Structure of the Chapters
4.1 Overview of the instructions ..... 4-2
4.2 The CPU table ..... 4-2
4.3 Devices ..... 4-3
4.4 Representation format of the instruction ..... 4-4
4.4.1 Representation in the GX IEC Developer ..... 4-4
4.4.2 Representation in GX Works2 ..... 4-4
4.5 Variables ..... 4-5
4.6 Functions ..... 4-5
4.7 Notes ..... 4-6
4.8 Operation errors ..... 4-6
4.9 Program examples ..... 4-7
5 Sequence Instructions
5.1 Input instructions ..... 5-4
5.1.1 LD, LDI, AND, ANI, OR, ORI ..... 5-4
5.1.2 LDP, LDF, ANDP, ANDF, ORP, ORF ..... 5-7
5.1.3 LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI. ..... 5-10
5.2 Connection instructions ..... 5-13
5.2.1 ANB, ORB ..... 5-13
5.2.2 MPS, MRD, MPP ..... 5-15
5.2.3 INV ..... 5-18
5.2.4 MEP, MEF ..... 5-20
5.2.5 EGP, EGF ..... 5-22
5.3 Output instructions ..... 5-24
5.3.1 OUT ..... 5-24
5.3.2 OUT T, OUTH T ..... 5-26
5.3.3 OUT C ..... 5-30
5.3.4 OUT F ..... 5-33
5.3.5 SET ..... 5-35
5.3.6 RST ..... 5-37
5.3.7 SET F, RST F ..... 5-40
5.3.8 PLS, PLF ..... 5-43
5.3.9 FF ..... 5-47
5.3.10 DELTA, DELTAP ..... 5-49
5.4 Shift instructions. ..... 5-51
5.4.1 SFT, SFTP ..... 5-51
5.5 Master control instructions ..... 5-54
5.5.1 MC, MCR ..... 5-54
5.6 Termination instructions ..... 5-60
5.6.1 FEND ..... 5-60
5.6.2 END ..... 5-63
5.7 Miscellaneous instructions ..... 5-66
5.7.1 STOP ..... 5-66
5.7.2 NOP, NOPLF, PAGE n ..... 5-68
6 Application Instructions, Part 1
6.1 Comparison operation instructions. ..... 6-2
6.1.1 $=,\langle \rangle,\rangle,<=,<,\rangle=$ ..... 6-6
6.1.2 $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ..... 6-9
6.1.3 $\mathrm{E}=\mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ..... 6-12
6.1.4 $\mathrm{ED}=, \mathrm{ED}<>, \mathrm{ED}>, \mathrm{ED}<=, \mathrm{ED}<, \mathrm{ED}>=$ ..... 6-16
6.1.5 $\$=, \$<>, \$>, \$<=, \$<, \$>=$ ..... 6-20
6.1.6 BKCMP, BKCMPP ..... 6-25
6.1.7 DBKCMP, DBKCMPP ..... 6-30
6.2 Arithmetic operation Instructions ..... 6-35
6.2.1 +, +P, -, -P ..... 6-38
6.2.2 D+, D+P, D-, D-P ..... 6-42
6.2.3 x, xP, /, /P ..... 6-45
6.2.4 Dx, DxP, D/, D/P ..... 6-49
6.2.5 B+, B+P, B-, B-P ..... 6-52
6.2.6 DB+, DB+P, DB-, DB-P ..... 6-56
6.2.7 $B x, B x P, B /, B / P$ ..... 6-60
6.2.8 DBx, DBxP, DB/, DB/P ..... 6-63
6.2.9 E+, E+P, E-, E-P. ..... 6-67
6.2.10 ED+, ED+P, ED-, ED-P ..... 6-72
6.2.11 Ex, ExP, E/, E/P ..... 6-77
6.2.12 EDx, EDxP, ED/, ED/P ..... 6-80
6.2.13 BK+, BK+P, BK-, BK-P ..... 6-83
6.2.14 DBK+, DBK+P, DBK-, DBK-P ..... 6-87
6.2.15 \$+, \$+P ..... 6-91
6.2.16 INC, INCP, DEC, DECP ..... 6-94
6.2.17 DINC, DINCP, DDEC, DDECP ..... 6-97
6.3 Data conversion instructions ..... 6-101
6.3.1 BCD, BCDP, DBCD, DBCDP ..... 6-103
6.3.2 BIN, BINP, DBIN, DBINP ..... 6-106
6.3.3 FLT, FLTP, DFLT, DFLTP ..... 6-110
6.3.4 FLTD, FLTPD, DFLTD, DFLTPD ..... 6-113
6.3.5 INT, INTP, DINT, DINTP ..... 6-116
6.3.6 INTD, INTPD, DINTD, DINTPD ..... 6-120
6.3.7 DBL, DBLP ..... 6-123
6.3.8 WORD, WORDP ..... 6-125
6.3.9 GRY, GRYP, DGRY, DGRYP ..... 6-127
6.3.10 GBIN, GBINP, DGBIN, DGBINP ..... 6-130
6.3.11 NEG, NEGP, DNEG, DNEGP ..... 6-133
6.3.12 ENEG, ENEGP ..... 6-136
6.3.13 EDNEG, EDNEGP ..... 6-138
6.3.14 BKBCD, BKBCDP ..... 6-140
6.3.15 BKBIN, BKBINP ..... 6-143
6.3.16 ECON, ECONP ..... 6-146
6.3.17 EDCON, EDCONP ..... 6-148
6.4 Data transfer instructions ..... 6-150
6.4.1 MOV, MOVP, DMOV, DMOVP ..... 6-151
6.4.2 EMOV, EMOVP ..... 6-154
6.4.3 EDMOV, EDMOVP ..... 6-156
6.4.4 \$MOV, \$MOVP ..... 6-158
6.4.5 CML, CMLP, DCML, DCMLP ..... 6-161
6.4.6 BMOV, BMOVP ..... 6-166
6.4.7 FMOV, FMOVP ..... 6-170
6.4.8 DFMOV, DFMOVP ..... 6-173
6.4.9 XCH, XCHP, DXCH, DXCHP ..... 6-176
6.4.10 BXCH, BXCHP ..... 6-179
6.4.11 SWAP, SWAPP ..... 6-182
6.5 Program branch instructions ..... 6-185
6.5.1 CJ, SCJ, JMP ..... 6-186
6.5.2 GOEND ..... 6-190
6.6 Program execution control instructions ..... 6-192
6.6.1 DI, EI, IMASK ..... 6-193
6.6.2 IRET ..... 6-200
6.7 Link refresh instructions ..... 6-202
6.7.1 RFS, RFSP ..... 6-203
6.8 Other convenient instructions ..... 6-205
6.8.1 UDCNT1 ..... 6-206
6.8.2 UDCNT2 ..... 6-209
6.8.3 TTMR ..... 6-212
6.8.4 STMR ..... 6-214
6.8.5 ROTC ..... 6-218
6.8.6 RAMP ..... 6-222
6.8.7 SPD ..... 6-225
6.8.8 PLSY ..... 6-228
6.8.9 PWM ..... 6-230
6.8.10 MTR ..... 6-232
7 Application Instructions, Part 2
7.1 Logical operation instructions ..... 7-2
7.1.1 WAND, WANDP, DAND, DANDP ..... 7-4
7.1.2 BKAND, BKANDP ..... 7-10
7.1.3 WOR, WORP, DOR, DORP ..... 7-13
7.1.4 BKOR, BKORP ..... 7-18
7.1.5 WXOR, WXORP, DXOR, DXORP ..... 7-21
7.1.6 BKXOR, BKXORP ..... 7-26
7.1.7 WXNR, WXNRP, DXNR, DXNRP ..... 7-29
7.1.8 BKXNR, BKXNRP ..... 7-35
7.2 Data rotation instructions ..... 7-38
7.2.1 ROR, RORP, RCR, RCRP ..... 7-39
7.2.2 ROL, ROLP, RCL, RCLP ..... 7-42
7.2.3 DROR, DRORP, DRCR, DRCRP ..... 7-45
7.2.4 DROL, DROLP, DRCL, DRCLP ..... 7-48
7.3 Data shift instructions ..... 7-51
7.3.1 SFR, SFRP, SFL, SFLP ..... 7-52
7.3.2 BSFR, BSFRP, BSFL, BSFLP ..... 7-55
7.3.3 SFTBR, SFTBRP, SFTBL, SFTBLP ..... 7-58
7.3.4 DSFR, DSFRP, DSFL, DSFLP ..... 7-61
7.3.5 SFTWR, SFTWRP, SFTWL, SFTWLP ..... 7-64
7.4 Bit processing instructions ..... 7-67
7.4.1 BSET, BSETP, BRST, BRSTP ..... 7-68
7.4.2 TEST, TESTP, DTEST, DTESTP ..... 7-71
7.4.3 BKRST, BKRSTP ..... 7-75
7.5 Data processing instructions ..... 7-79
7.5.1 SER, SERP, DSER, DSERP ..... 7-81
7.5.2 SUM, SUMP, DSUM, DSUMP ..... 7-87
7.5.3 DECO, DECOP ..... 7-90
7.5.4 ENCO, ENCOP ..... 7-93
7.5.5 SEG, SEGP ..... 7-96
7.5.6 DIS, DISP ..... 7-100
7.5.7 UNI, UNIP ..... 7-103
7.5.8 NDIS, NDISP, NUNI, NUNIP ..... 7-106
7.5.9 WTOB, WTOBP, BTOW, BTOWP ..... 7-111
7.5.10 MAX, MAXP, DMAX, DMAXP ..... 7-116
7.5.11 MIN, MINP, DMIN, DMINP ..... 7-119
7.5.12 SORT, DSORT ..... 7-122
7.5.13 WSUM, WSUMP ..... 7-126
7.5.14 DWSUM, DWSUMP ..... 7-128
7.5.15 MEAN, MEANP, DMEAN, DMEANP ..... 7-130
7.6 Structured program instructions ..... 7-133
7.6.1 FOR, NEXT ..... 7-134
7.6.2 BREAK, BREAKP ..... 7-137
7.6.3 CALL, CALLP ..... 7-140
7.6.4 RET ..... 7-146
7.6.5 FCALL, FCALLP ..... 7-148
7.6.6 ECALL, ECALLP ..... 7-153
7.6.7 EFCALL, EFCALLP ..... 7-159
7.6.8 XCALL ..... 7-164
7.6.9 COM (Refresh) ..... 7-170
7.6.10 COM (Selective Refresh) ..... 7-173
7.6.11 CCOM, CCOMP ..... 7-177
7.6.12 IX, IXEND ..... 7-179
7.6.13 IXDEV, IXSET ..... 7-184
7.7 Data table operation instructions ..... 7-187
7.7.1 FIFW, FIFWP ..... 7-188
7.7.2 FIFR, FIFRP ..... 7-192
7.7.3 FPOP, FPOPP ..... 7-196
7.7.4 FDEL, FDELP, FINS, FINSP ..... 7-200
7.8 Buffer memory access instructions ..... 7-207
7.8.1 FROM, FROMP, DFRO, DFROP ..... 7-208
7.8.2 TO, TOP, DTO, DTOP ..... 7-212
7.9 Display instructions ..... 7-217
7.9.1 PR ..... 7-218
7.9.2 PRC ..... 7-223
7.9.3 LEDR ..... 7-227
7.10 Failure diagnosis and debugging ..... 7-231
7.10.1 CHKST, CHK ..... 7-232
7.10.2 CHKCIR, CHKEND ..... 7-240
7.11 Character string processing instructions ..... 7-245
7.11.1 BINDA, BINDAP, DBINDA, DBINDAP ..... 7-248
7.11.2 BINHA, BINHAP, DBINHA, DBINHAP ..... 7-253
7.11.3 BCDDA, BCDDAP, DBCDDA, DBCDDAP ..... 7-258
7.11.4 DABIN, DABINP, DDABIN, DDABINP ..... 7-263
7.11.5 HABIN, HABINP, DHABIN, DHABINP ..... 7-268
7.11.6 DABCD, DABCDP, DDABCD, DDABCDP ..... 7-272
7.11.7 COMRD, COMRDP ..... 7-276
7.11.8 LEN, LENP ..... 7-280
7.11.9 STR, STRP, DSTR, DSTRP ..... 7-283
7.11.10 VAL, VALP, DVAL, DVALP ..... 7-290
7.11.11 ESTR, ESTRP ..... 7-296
7.11.12 EVAL, EVALP ..... 7-306
7.11.13 ASC, ASCP ..... 7-312
7.11.14 HEX, HEXP ..... 7-315
7.11.15 RIGHT, RIGHTP, LEFT, LEFTP ..... 7-319
7.11.16 MIDR, MIDRP, MIDW, MIDWP ..... 7-323
7.11.17 INSTR, INSTRP ..... 7-329
7.11.18 STRINS, STRINSP ..... 7-333
7.11.19 STRDEL, STRDELP ..... 7-336
7.11.20 EMOD, EMODP ..... 7-339
7.11.21 EREXP, EREXPP ..... 7-343
7.12 Special functions ..... 7-347
7.12.1 SIN, SINP ..... 7-351
7.12.2 SIND, SINDP ..... 7-354
7.12.3 COS, COSP ..... 7-357
7.12.4 COSD, COSDP ..... 7-360
7.12.5 TAN, TANP ..... 7-363
7.12.6 TAND, TANDP ..... 7-366
7.12.7 ASIN, ASINP ..... 7-369
7.12.8 ASIND, ASINDP ..... 7-372
7.12.9 ACOS, ACOSP ..... 7-375
7.12.10 ACOSD, ACOSDP ..... 7-378
7.12.11 ATAN, ATANP ..... 7-381
7.12.12 ATAND, ATANDP ..... 7-384
7.12.13 RAD, RADP ..... 7-387
7.12.14 RADD, RADDP ..... 7-390
7.12.15 DEG, DEGP ..... 7-393
7.12.16 DEGD, DEGDP ..... 7-396
7.12.17 POW, POWP ..... 7-399
7.12.18 POWD, POWDP ..... 7-402
7.12.19 SQR, SQRP ..... 7-405
7.12.20 SQRD, SQRDP ..... 7-408
7.12.21 EXP, EXPP ..... 7-411
7.12.22 EXPD, EXPDP ..... 7-414
7.12.23 LOG, LOGP ..... 7-417
7.12.24 LOGD, LOGDP ..... 7-420
7.12.25 LOG10, LOG10P ..... 7-423
7.12.26 LOG10D, LOG10DP ..... 7-426
7.12.27 RND, RNDP, SRND, SRNDP ..... 7-429
7.12.28 BSQR, BSQRP, BDSQR, BDSQRP ..... 7-431
7.12.29 BSIN, BSINP ..... 7-435
7.12.30 BCOS, BCOSP ..... 7-438
7.12.31 BTAN, BTANP ..... 7-441
7.12.32 BASIN, BASINP ..... 7-444
7.12.33 BACOS, BACOSP ..... 7-447
7.12.34 BATAN, BATANP ..... 7-450
7.13 Data control instructions. ..... 7-453
7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP ..... 7-454
7.13.2 BAND, BANDP, DBAND, DBANDP ..... 7-458
7.13.3 ZONE, ZONEP, DZONE, DZONEP ..... 7-462
7.13.4 SCL, SCLP, DSCL, DSCLP ..... 7-466
7.13.5 SCL2, SCL2P, DSCL2, DSCL2P ..... 7-471
7.14 File register switching instructions ..... 7-475
7.14.1 RSET, RSETP ..... 7-476
7.14.2 QDRSET, QDRSETP ..... 7-479
7.14.3 QCDSET, QCDSETP ..... 7-482
7.15 Clock instructions ..... 7-485
7.15.1 DATERD, DATERDP ..... 7-487
7.15.2 DATEWR, DATEWRP ..... 7-490
7.15.3 DATE+, DATE+P ..... 7-493
7.15.4 DATE-, DATE-P ..... 7-498
7.15.5 SECOND, SECONDP, HOUR, HOURP ..... 7-503
7.15.6 $\mathrm{DT}=, \mathrm{DT}<>, \mathrm{DT}>, \mathrm{DT}<=, \mathrm{DT}<, \mathrm{DT}>=$ ..... 7-509
7.15.7 $\mathrm{TM}=, \mathrm{TM}<>, \mathrm{TM}>, \mathrm{TM}<=, \mathrm{TM}<, \mathrm{TM}>=$ ..... 7-514
7.16 Expansion clock instructions ..... 7-519
7.16.1 S.DATERD, SP.DATERP ..... 7-520
7.16.2 S.DATE+, SP.DATE+ ..... 7-524
7.16.3 S.DATE-, SP.DATE- ..... 7-528
7.17 Program control instructions ..... 7-532
7.17.1 PSTOP, PSTOPP ..... 7-534
7.17.2 POFF, POFFP ..... 7-536
7.17.3 PSCAN, PSCANP ..... 7-539
7.17.4 PLOW, PLOWP ..... 7-541
7.17.5 PCHK ..... 7-543
7.18 Other convenient instructions ..... 7-546
7.18.1 WDT, WDTP ..... 7-547
7.18.2 DUTY ..... 7-549
7.18.3 TIMCHK ..... 7-552
7.18.4 ZRRDB, ZRRDBP ..... 7-554
7.18.5 ZRWRB, ZRWRBP ..... 7-558
7.18.6 ADRSET, ADRSETP ..... 7-562
7.18.7 KEY ..... 7-564
7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP ..... 7-570
7.18.9 UNIRD, UNIRDP ..... 7-574
7.18.10 TYPERD, TYPERDP ..... 7-580
7.18.11 TRACE, TRACER ..... 7-586
7.18.12 SP.FWRITE ..... 7-588
7.18.13 SP.FREAD ..... 7-599
7.18.14 SP.DEVST ..... 7-612
7.18.15 S.DEVLD, SP.DEVLD ..... 7-615
7.18.16 PLOADP ..... 7-617
7.18.17 PUNLOADP ..... 7-621
7.18.18 PSWAPP ..... 7-624
7.18.19 RBMOV, RBMOVP ..... 7-627
7.18.20 UMSG ..... 7-634
8 Data Link Instructions
8.1 Categories of instructions. ..... 8-1
8.2 Data refresh instructions ..... 8-1
8.2.1 S.ZCOM, SP.ZCOM ..... 8-2
8.3 Reading and writing routing information ..... 8-7
8.3.1 S.RTREAD, SP.RTREAD ..... 8-8
8.3.2 S.RTWRITE, SP.RTWRITE ..... 8-10
9 Multiple CPU Dedicated Instructions
9.1 Writing to the CPU shared memory of host CPU ..... 9-2
9.1.1 S.TO, SP.TO ..... 9-4
9.1.2 TO, TOP, DTO, DTOP ..... 9-8
9.2 Read from CPU shared memory of another station ..... 9-13
9.2.1 FROM, FROMP, DFRO, DFROP ..... 9-14
10 Multiple CPU Device Write/Read Instructions
10.1 Overview ..... 10-1
10.2 Multiple CPU high-speed transmission instructions ..... 10-13
10.2.1 D.DDWR, DP.DDWR ..... 10-13
10.2.2 D.DDRD, DP.DDRD ..... 10-18
11 Instructions for MELSEC System Q
11.1 Instruction for a redundant system ..... 11-1
11.1.1 SP.CONTSW ..... 11-2
12 Instructions for Special Function Modules
12.1 Instructions for serial communication modules ..... 12-2
12.1.1 BUFRCVS ..... 12-3
12.1.2 GETE, GETEP ..... 12-6
12.1.3 PUTE, PUTEP ..... 12-11
12.1.4 PRR, PRRP ..... 12-18
12.2 Instructions for PROFIBUS/DP interface modules. ..... 12-26
12.2.1 BBLKRD, BBLKRDP ..... 12-27
12.2.2 BBLKWR, BBLKWRP ..... 12-30
12.3 Instructions for ETHERNET interface modules ..... 12-33
12.3.1 BUFRCV ..... 12-34
12.3.2 BUFRCVS ..... 12-39
12.3.3 BUFSND ..... 12-42
12.3.4 OPEN ..... 12-47
12.3.5 CLOSE ..... 12-56
12.3.6 ERRCLR ..... 12-61
12.3.7 ERRRD ..... 12-67
12.3.8 UINI. ..... 12-72
12.4 Instructions for MELSECNET/H ..... 12-78
12.4.1 PAIRSET ..... 12-79
12.5 Instructions for CC-Link ..... 12-82
12.5.1 RLPASET ..... 12-83
12.5.2 RIRD ..... 12-95
12.5.3 RIWT ..... 12-103
12.5.4 RIRCV ..... 12-111
12.5.5 RISEND ..... 12-119
12.5.6 RITO ..... 12-126
12.5.7 RIFR ..... 12-130
13 Error Codes
13.1 Error code list ..... 13-1
13.1.1 How to read the error code list ..... 13-1
13.1.2 Types of error codes ..... 13-2
13.1.3 Clearing an error ..... 13-2
13.2 Error code list (1000 to 1999) ..... 13-3
13.3 Error code list (2000 to 2999) ..... 13-19
13.4 Error code list (3000 to 3999) ..... 13-39
13.5 Error code list (4000 to 4999) ..... 13-57
13.6 Error code list (5000 to 5999) ..... 13-71
13.7 Error code list (6000 to 6999) ..... 13-73
13.8 Error code list (7000 to 10000) ..... 13-81
13.9 Error codes returned to request source ..... 13-85
A Appendix A
A. 1 Definition of the processing times ..... A-1
A. 2 Processing times for MELSEC System Q CPUs ..... A-2
A.2.1 Table of Processing Times ..... A-3
A.2.2 Instructions executable by the product with the first 5 digits of the serial No. "04122" or higher (Basic model QCPU) ..... A-22
A.2.3 Table of the time to be added (Basic model QCPU) ..... A-25
A.2.4 Instructions availabe from function version $B$ (High Performance model QCPU/Process CPU/Redundant CPU) ..... A-26
A.2.5 Table of the time to be added (High Performance model QCPU/Process CPU/Redundant CPU) ..... A-27
A.2.6 Redundant system instruction ..... A-27
A. 3 Operation Processing Time of Universal Model QCPU ..... A-28
A.3.1 Subset instruction processing time ..... A-28
A.3.2 Processing time of instructions other than subset instruction ..... A-42
A. 4 Operation Processing Time of LCPU ..... A-79
A.4.1 Subset instruction processing time ..... A-79
A.4.2 Processing time of instructions other than subset instruction ..... A-86
A. 5 Comparison of the CPUs ..... A-102
A.5.1 Available devices ..... A-102
A.5.2 I/O control modes ..... A-104
A.5.3 Data types ..... A-104
A.5.4 Timer comparison ..... A-105
A.5.5 Comparison of counters ..... A-109
A.5.6 Comparison of display instructions ..... A-110
A.5.7 QCPU, LCPU instructions whose designation format has been changed ..... A-111
A.5.8 AnACPU and AnUCPU dedicated instructions ..... A-112
A. 6 Table of special relays ..... A-113
A.6.1 Diagnostic information ..... A-114
A.6.2 System information ..... A-117
A.6.3 System clocks ..... A-122
A.6.4 Scan information ..... A-124
A.6.5 I/O refresh ..... A-124
A.6.6 Drive information ..... A-125
A.6.7 Instruction related special relays. ..... A-128
A.6.8 Debugging ..... A-131
A.6.9 Conversion from A series to System Q or L series ..... A-132
A.6.10 Built-in Ethernet port and built-in Ethernet function ..... A-139
A.6.11 Process control instruction ..... A-140
A.6.12 Redundant system (host system CPU information) ..... A-140
A.6.13 Redundant system (other system CPU information) ..... A-144
A.6.14 Redundant system (tracking information) ..... A-145
A.6.15 Redundant power supply module information ..... A-148
A.6.16 Built-in I/O function ..... A-149
A.6.17 Data logging ..... A-154
A. 7 Table of special registers ..... A-156
A.7.1 Diagnostic information ..... A-157
A.7.2 System information ..... A-170
A.7.3 System clocks/counters ..... A-181
A.7.4 Scan information ..... A-182
A.7.5 Memory cards ..... A-185
A.7.6 Instruction related registers ..... A-194
A.7.7 Debugging ..... A-198
A.7.8 Redundant CPU information (host system CPU information) ..... A-198
A.7.9 Remote password count ..... A-198
A.7.10 Conversion from A series to System Q or L series ..... A-199
A.7.11 Built-in Ethernet port QCPU and built-in Ethernet function ..... A-207
A.7.12 Fuse blown module ..... A-210
A.7.13 I/O module verification ..... A-210
A.7.14 Process control instruction ..... A-211
A.7.15 Redundant system (host system CPU information) ..... A-212
A.7.16 Redundant system (other system CPU information) ..... A-214
A.7.17 Redundant system (tracking information) ..... A-217
A.7.18 Redundant power supply module information ..... A-218
A.7.19 Built-in I/O function ..... A-219
A.7.20 Data logging ..... A-227

## 1 Introduction

This manual describes the programming and processing of the sequence and application instructions that are provided by the CPUs of the MELSEC System $Q$ and $L$ series.

### 1.1 Further manuals

Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
-Description of functions, methods, and devices for programming
QnUCPU User‘s Manual (Function Explanation, Program Fundamentals)
-Description of functions, methods, and devices for programming
QnUCPU User's Manual (Communication via Built-in Ethernet Port)
-Description of functions for the communication via built-in Ethernet port of CPU module
MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals)
-Description of functions, methods, and devices for programming
MELSEC-L CPU Module User's Manual (Communication via Built-in Ethernet Port)
-Description of functions for the communication via built-in Ethernet port of CPU module
MELSEC-L CPU Module User‘s Manual (Data Logging Function)
-Description of data logging functionality of CPU module
MELSEC-Q/L Programming Manual (Common Instructions)
-Description of how to use sequence instructions, basic instructions,
and application instructions
MELSEC-Q/L/QnA Programming Manual (SFC)
-Description of the instructions for sequential function charts (MELSAP3)
MELSEC-Q/L Programming Manual (MELSAP-L)
-Description of the instructions for sequential function charts (MELSAP-L)
MELSEC-Q/L Programming Manual (Structured Text)
-Description of programming methods using structured languages
MELSEC-Q/L/QnA Programming Manual (PID Control Instructions)
-Description of the PID control instructions
QnPH/QnPRHCPU Programming Manual (Process Control Instructions)
-Description of the dedicated instructions for performing process control

NOTE You can download all manuals as PDF from the MITSUBISHI ELECTRIC homepage (www.mit-subishi-automation.com).

### 1.2 CPU types

The functions described in this manual can be transferred to all CPU types by the current version of the GX Works2 provided that the according CPU supports the instructions.

The different PLC types with their specific CPU are listed below in detail:

| PLC Type | CPU Type | CPU Module Model |
| :---: | :---: | :---: |
| MELSEC <br> System Q | Basic model | Q00JCPU, Q00CPU, Q01CPU |
|  | High Performance model | Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU |
|  | Process model | Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU |
|  | Redundant model | Q12PRHCPU, Q25PRHCPU |
|  | Universal model | Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, <br> Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU, Q100UDEHCPU |
| L series |  | L02CPU, L26CPU-BT |

If, e.g. in tables, QCPU or LCPU is mentioned, all CPU types of the MELSEC System Q and L series are included. Exceptions are marked separately.

### 1.3 Software

All the described instructions can be applied with the available software packages:

- GX Developer
- GX IEC Developer
- GX Works2

The program examples contained in this manual were created with the GX Works2.
Corresponding to the selected CPU only those instructions are available within the GX Works2 dialog box that can actually be processed by the CPU.

NOTE The programming tool GX IEC Developer does not support the CPU modules of the $L$ series.

### 1.4 Finding an instruction

## Advanced

If you are already familiar with the programming of instructions for the MELSEC System Q, look up the instruction chapters 5 through 12. The header line contains the name of the instruction as it is applied within GX Works2.

## Beginners

If you are not really familiar with the handling of the instructions, proceed as follows:

- Read through chapter 3 regarding the differing representation of instructions within the MELSEC and the IEC editor.
- Read through chapter 4 regarding the consistent layout and structure of each description of instruction.
- Use
-- the tabular overview of instruction categories with brief descriptions in chapter 2
-- the index containing the entire instructions

NOTE All the instructions contained in this manual are also included within the online help of the GX Works2 as detailed as here.

### 1.5 PLC parameters

Via parameters several functions, device ranges, etc. are set up. For the programming of the functions described in this manual, the parameter settings can remain preset or customised to the user's needs. Refer to the according hardware manuals of the CPUs and programming manuals for detailed descriptions of the PLC parameter settings.

## Example: MELSEC System Q



## Example: L series



### 1.6 Comparison between the software packages

The most important features of the GX IEC Developer, the GX Developer, and the GX Works2 are listed in the following table:

| GX IEC Developer | GX Developer | GX Works2 |
| :---: | :---: | :---: |
| Structured use | Simple to use | Simple and structured use |
| Programming in comply with IEC (6)1131-3 | - | - |
| Editors: <br> - Instruction List <br> - Ladder Diagram <br> - Structured Text (ST) <br> - Sequential Function Chart (SFC) <br> - Function Block (FUB) | Editors: <br> - Instruction List <br> - Ladder Diagram <br> - Sequential Function Chart (SFC) | Editors: <br> - Ladder Diagram <br> - Structured Text (ST) <br> - Sequential Function Chart (SFC) <br> - Structured Ladder Diagram |
| Functions and Function Blocks | Function Blocks (V 7.0 or later) | Functions and Function Blocks |
| Program modifications in online mode | Program modifications in online mode <br> Program change in online mode | Program modifications in online mode <br> Program change in online mode |
| Diagnostic functions for the PLC | Diagnostic functions for the PLC | Diagnostic functions for the PLC |
| Diagnostic functions for network systems | Diagnostic functions for network systems | Diagnostic functions for network systems |

## 2 Instruction Tables

### 2.1 Subdivision of instructions

The instructions are subdivided into the following categories:

- Sequence instructions
- Application instructions (Part 1 and Part 2)
- Data link instructions
- Multiple CPU dedicated instruction
- Multiple CPU high-speed transmission dedicated instructions
- Redundant system instruction
- Instructions for special function modules

The categories of instructions are described in detail in the following table:

| Category of Instruction |  | Description | Reference Section |
| :---: | :---: | :---: | :---: |
| Sequence instructions | Input instructions | Operation start, series and parallel connection of contacts | 5.1 |
|  | Connection instructions | Series and parallel block connection, storage and processing of operation results, inversion of operation results, conversion of operation results into pulses, setting of edge relays | 5.2 |
|  | Output instructions | Bit devices, counter and timer contacts, output, setting, and resetting of annunciators, setting and resetting of devices, leading edge and trailing edge output, bit device output inversion, generating pulses | 5.3 |
|  | Shift instructions | Shifting bit devices | 5.4 |
|  | Master control instructions | Setting and resetting single parts of a program | 5.5 |
|  | Termination instructions | End of a part of program, end of sequence and routine programs | 5.6 |
|  | Miscellaneous instructions | Sequence program stop, no operation | 5.7 |
| Application instructions Part 1 | Comparison operation instructions | Compares data to data (e.g. $=,>, \geq$ ) | 6.1 |
|  | Arithmetic operation instructions | Adds, subtracts, multiplies, divides, increments, and decrements BIN and BCD data, floating point data, and BIN block data, links character strings | 6.2 |
|  | Data convsersion instruction | Converts data types, e.g. $\mathrm{BCD} \rightarrow \mathrm{BIN}, \mathrm{BIN} \rightarrow \mathrm{BCD}$ | 6.3 |
|  | Data transfer instructions | Transmits designated data | 6.4 |
|  | Program branch instructions | Program jump commands | 6.5 |
|  | Program execution control instructions | Enables and disables program interrupts | 6.6 |
|  | Refresh instructions | Refreshes bit devices, links, and I/O interfaces | 6.7 |
|  | Other convenient instructions | Count 1- or 2-phase input up or down, teaching timer, special function timer, rotary table near path rotation control, ramp signal, pulse density measurement, fixed cycle pulse output, pulse width modulation, matrix input | 6.8 |


| Category of Instruction |  | Description | Reference Section |
| :---: | :---: | :---: | :---: |
| Application instructions Part 2 | Logical operation instructions | Logical AND / OR, logical exclusive OR / exclusive NOR | 7.1 |
|  | Rotation instructions | 16-bit and 32-bit data right / left rotation | 7.2 |
|  | Shift instructions | Shift data by bit or word | 7.3 |
|  | Bit processing instructions | Set, reset, and test bits | 7.4 |
|  | Data processing instructions | Search, encode, and decode data at specified devices Disunite and unite data | 7.5 |
|  | Structured program instructions | Repeated operation, subroutine program calls, subroutine calls between program files, switching between main and subprogram parts, micro computer program calls, index qualification of entire ladders, store index qualification values in data tables | 7.6 |
|  | Data table operation instructions | Write to and read data from a data table, delete and insert data blocks in a data table | 7.7 |
|  | Buffer memory access instructions | Buffer memory access of special function modules or remote modules | 7.8 |
|  | Display instructions | Output ASCII characters to the outputs of a module or to an LED display | 7.9 |
|  | Debugging and failure diagnosis instructions | Failure checks, setting and resetting status latch, sampling trace, program trace | 7.10 |
|  | Character string processing instructions | Character string (ASCII code) processing | 7.11 |
|  | Special function instructions | Trigonometrical functions, square root and exponential calculation with BCD data and floating point data | 7.12 |
|  | Data control instructions | Upper and lower limit control and storage of checked data | 7.13 |
|  | File register switching instructions | Switching between file register blocks and files | 7.14 |
|  | Clock instructions | Reading/writing of the values of year, month, day, hour, minute, second, and day of the week; addition/ subtraction of the values of hour, minute, and second; conversion of the values of hour, minute, and second into second; comparison between the values of year, month, and day; and comparison between the values of hour, minute, and second. | 7.15 |
|  | Expansion clock instructions | Reading of the values of year, month, day, hour, minute, second, millisecond, and day of the week; addition/ subtraction of the values of hour, minute, second, and millisecond | 7.16 |
|  | Program instructions | Select different program execution modes | 7.17 |
|  | Other instructions | Reset watchdog timer (WDT), pulse generation, direct read from indirect access file registers, numerical key input from keyboard, batch save or recovery of index registers, reading module information/model name, trace set/trace reset, writing to and reading from files/standard ROM, program instructions, data transfer, user message | 7.18 |


| Category of Instruction |  | Description | Reference Section |
| :---: | :---: | :---: | :---: |
| Data link instructions | Network refresh instructions | Instructions for data refresh operations in network modules. | 8.2 |
|  | Read/write routing information | Read and write routing parameters (network number and station number of relay station, station number of routing station). | 8.3 |
| Data exchange instructions in a multiCPU system |  | Writing to the CPU shared memory Reading from the CPU shared memory of another CPU | $\begin{aligned} & 9.1 \\ & 9.2 \end{aligned}$ |
| Multiple CPU high-speed transmission dedicated instructions |  | Writes/reads devices to/from another CPU. | chapter 10 |
| Instruction for a redundant system |  | System switching (Active system/standby system) | chapter 11 |
| Instructions for special function modules |  | Instructions for serial communication modules, PROFIBUS/DP interface modules, ETHERNET interface modules, MELSECNET/H and CC-Link | chapter 12 |

### 2.2 Overview of instructions

### 2.2.1 Description of the overview tables

The following sections 2.3 through 2.6 include an overview of all instructions described in this manual.

In the following the layout of the overview table is described in detail:


## Explanation of the different columns:

(1) Category of instruction
(2) Specification of instruction name ("command") for the programming

The instruction names are represented in MELSEC notation (refer to section 3.2 "Notation of instructions" for explanation of the notation).

In general, 16-bit instructions are represented. All 32-bit instructions are indicated by a leading "D".
Example: 16-bit instruction: + 32-bit instruction: D+

Pulse instructions, i.e. instructions that are only executed at leading edge of a signal are indicated by an appended "P".
Example: Execution when ON: +
Execution at leading edge: +P


Instructions processing character strings are indicated by a leading "\$"
Example: Standard instructions: +
Character string instruction: \$+P
(3) Specification of variables

Here, the variables to be used are specified. The data source is represented by an " s ", the data destination is represented by a "d".

Example:
s = if there is only one data source
$s 1, \mathrm{~s} 2=$ if there are several data sources
$\mathrm{s}+0, \mathrm{~s}+1,(\mathrm{~s} 1)+0,(\mathrm{~s} 1)+1=$ for 32-bit instructions e.g. $s 1=$ data register D0, (s1)+1 = data register D1
$s+0, s+1, s+2, s+3=4$ successive devices, e.g. for an array
(4) Meaning and processing of the entire control instruction

(5) Indication of the execution condition according to the following table

$\left.$| Symbol | Execution condition |
| :--- | :--- |
| no indication | The instruction is executed continuously and independent from the prior execution <br> condition. If the precondition is not set, the instruction is not executed. |
|  | The instruction is executed as long as the precondition is ON. If the precondition is OFF, <br> the instruction is not executed and no processing is conducted. |
|  | This instruction is a pulsed instruction. It is only executed once and at leading edge of <br> the input signal (when the precondition alters from OFF to ON). Afterwards, the <br> instruction will not be executed any longer even if the input signal is still ON. | | Executed during OFF; instruction is executed only while the precondition is OFF. If the |
| :--- |
| precondition is ON, the instruction is not executed, and no processing is conducted. | \right\rvert\, | This instruction is a pulsed instruction as well. It is only executed once and at trailing |
| :--- |
| edge of the input signal (when the precondition alters from ON to OFF). Afterwards, the |
| instruction will not be executed any longer even if the input signal is still OFF. |

(6) Indication of the number of program steps

Indicated is the number of steps that is required for the entire execution of the instruction. Refer to section 3.11 for details.
(7) The mark indicates instructions for which subset processing is possible.

Refer to section 3.8.1 for details on subset processing.
(8) Indication of the reference section

Indicates the chapter and section of this manual where the instruction is described in detail.

### 2.3 Sequence instructions

### 2.3.1 Input instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | \# ¢ O ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input instruction | LD | S | Operation start (Load (normally open contact)) |  | (1) | $\bigcirc$ | 5.1.1 |
|  | LDI |  | Operation start (Load (normally closed contact)) |  |  |  |  |
|  | AND | s | Series connection (of NO contacts) |  |  |  |  |
|  | ANI |  | Series connection (of NC contacts) |  |  |  |  |
|  | OR | S | Parallel connection (of NO contacts) |  |  |  |  |
|  | ORI |  | Parallel connection (of NC contacts) |  |  |  |  |
|  | LDP | S | Pulse operation start (leading edge) |  | (1) | $\bigcirc$ | 5.1.2 |
|  | LDF |  | Pulse operation start (trailing edge) |  |  |  |  |
|  | ANDP | s | Pulse series connection (leading edge) |  |  |  |  |
|  | ANDF | S | Pulse series connection (trailing edge) |  |  |  |  |
|  | ORP | s | Pulse parallel connection (leading edge) |  |  |  |  |
|  | ORF | S | Pulse parallel connection (trailing edge) |  |  |  |  |
| Input instruction | LDPI | s | Starts leading edge pulse NOT operation |  | $3^{(2)}$ | - | 5.1.3 |
|  | LDFI | s | Starts trailing edge pulse NOT operation |  | $3^{(2)}$ |  |  |
|  | ANDPI | s | Leading edge pulse NOT series connection |  | $4{ }^{(2)}$ |  |  |
|  | ANDFI | S | Trailing edge pulse NOT series connection |  | $4^{(2)}$ |  |  |
|  | ORPI | S | Leading edge pulse NOT parallel connection |  | $4^{(2)}$ |  |  |
|  | ORFI | S | Trailing edge pulse NOT parallel connection |  | $4^{(2)}$ |  |  |

(1) The number of program steps depends on the devices used.

- For the use of internal devices or file registers (R0 through R32767) :1
- For the use of a direct access input (DX) :2
- For the use of other devices : 3
(2) The number of program steps depends on the devices and types of CPU modules used.
- For the use of internal devices or file registers (R0 through R32767)
: 1
- For the use of a direct access input (DX)
: 1
- For the use of other devices
: 3
The number of program steps depends on the devices used.
- For the use of internal devices or file registers (R0 through R32767)
: Number of basic steps
- Serial number access format file register (ZR), Extended data register (D), Extended link register (W), Multiple CPU shared device (U3En\G10000)
: Number of basic steps + 1
- For the use of a direct access input (DX)
: Number of basic steps +1
- For the use of other devices
: Number of basic steps + 2


### 2.3.2 Connection instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Connection instruction | ANB |  | Block series connection (Ladder block series connection) |  | 1 |  | 5.2.1 |
|  | ORB |  | Block parallel connection (Ladder block parallel connection) |  |  |  |  |
|  | MPS | - | Operation result processing (Store operation result (memory push)) |  | 1 |  | 5.2.2 |
|  | MRD |  | Operation result processing (Read operation result (memory read)) |  |  |  |  |
|  | MPP |  | Operation result processing (Read and clear operation result (memory pop)) |  |  |  |  |
|  | INV | - | Operation result inversion (Inversion instruction) |  | 1 |  | 5.2.3 |
|  | MEP | - | Operation result into pulse conversion (Pulse generation at leading edge of operation result) |  | 1 |  | 5.2.4 |
|  | MEF |  | Operation result into pulse conversion (Pulse generation at trailing edge of operation result) |  |  |  |  |
|  | EGP | d | Setting of edge relays (Setting an edge relay with leading edge of an operation result) |  | 1 |  | 5.2.5 |
|  | EGF |  | Setting of edge relays (Setting an edge relay with trailing edge of an operation result) | $\frac{1}{2}$ | (1) |  |  |

(1) The number of program steps depends on the devices and types of CPU modules used.

- High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU, LCPU
- Basic Model QCPU


### 2.3.3 Output instruction


(1) The number of program steps depends on the devices and types of CPU modules used.

- When using internal device or file register (R): 1
- When using direct access outputs DY.
- When using serial number access format file register:
(Universal model QCPU and LCPU):
(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU):
- Devices other than above:

(3) The number of program steps depends on the devices and types of CPU modules used.
- When using internal device or file register (R0 to R32767):
- When using direct access outputs DY or SFC program device (BL):
- When using serial number access format file register:
(Universal model QCPU and LCPU):
(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU):
- Devices other than above:
(4) The number of program steps depends on the devices and types of CPU modules used.
- For bit processing
- internal device (bit to be specified by bit device or word device): 1
- Direct access output: 2
- Timer, counter:
- For word processing
- internal device:
- Index register:
- For bit/word processing
- When using serial number access format file register: (Universal model QCPU and LCPU):
- Devices other than above:


### 2.3.4 Shift instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift instruction | SFT | d | Shifting bit devices |  | 2 |  | 5.4.1 |
|  | SFTP |  |  | + |  |  |  |

### 2.3.5 Master control instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | す ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master control instruction | MC | $\mathrm{n}, \mathrm{d}$ | Activating indicated program parts |  | 2 |  | 5.5.1 |
|  | MCR | n | Deactivating indicated program parts |  | 1 |  |  |

### 2.3.6 Program termination instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | さ 0 0 $\vdots$ $\vdots$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Termination instruction | FEND | - | End of program branches |  | 1 |  | 5.6.1 |
|  | END |  | End of sequence program |  |  |  | 5.6.2 |

### 2.3.7 Miscellaneous instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | U 0 0 0 $\omega$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stop | STOP | - | Stop instruction |  | 1 |  | 5.7.1 |
| Other instructions | NOP | - | No operation program step |  | 1 |  | 5.7.2 |
|  | NOPLF | - | Ignored <br> (To change pages during printouts) |  |  |  |  |
|  | PAGE | n | Ignored (Subsequent programs will be controlled from step 0 of page n ) |  |  |  |  |

### 2.4 Application instructions, Part 1

### 2.4.1 Comparison operation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN 16-bit data comparison | LD= | s1, s2 | Sets the output, if s1 = s2 |  | 3 | $\bigcirc$ | 6.1.1 |
|  | AND= |  |  |  |  |  |  |
|  | $\mathrm{OR}=$ |  |  |  |  |  |  |
|  | LD<> | s1, s2 | Sets the output, if $\mathrm{s} 1 \neq \mathrm{s} 2$ |  | 3 | $\bigcirc$ |  |
|  | AND<> |  |  |  |  |  |  |
|  | OR<> |  |  |  |  |  |  |
|  | LD> | s1, s2 | Sets the output, if s1 > s2 |  | 3 | $\bigcirc$ |  |
|  | AND> |  |  |  |  |  |  |
|  | OR> |  |  |  |  |  |  |
|  | LD<= | s1, s2 | Sets the output, if s1 <= s2 |  | 3 | $\bigcirc$ |  |
|  | AND<= |  |  |  |  |  |  |
|  | $\mathrm{OR}<=$ |  |  |  |  |  |  |
|  | LD< | s1, s2 | Sets the output, if$s 1<s 2$ |  | 3 | $\bigcirc$ |  |
|  | AND< |  |  |  |  |  |  |
|  | $\mathrm{OR}<$ |  |  |  |  |  |  |
|  | LD>= | s1, s2 | Sets the output, if s1 >= s2 |  | 3 | $\bigcirc$ |  |
|  | AND>= |  |  |  |  |  |  |
|  | OR $>=$ |  |  |  |  |  |  |
| BIN 32-bit data comparison | LDD= | s1, s2 | Sets the output, if$\mathrm{s} 1=\mathrm{s} 2$ |  | (1) | - | 6.1.2 |
|  | ANDD= |  |  |  |  |  |  |
|  | ORD= |  |  |  |  |  |  |
|  | LDD<> | s1, s2 | Sets the output, if $s 1 \neq s 2$ |  | (1) | - |  |
|  | ANDD<> |  |  |  |  |  |  |
|  | ORD<> |  |  |  |  |  |  |
|  | LDD> | s1, s2 | Sets the output, if s1 > s2 |  | (1) | $\bigcirc$ |  |
|  | ANDD> |  |  |  |  |  |  |
|  | ORD> |  |  |  |  |  |  |
|  | LDD<= | s1, s2 | Sets the output, if s1 <= s2 |  | (1) |  |  |
|  | ANDD<= |  |  |  |  |  |  |
|  | ORD<= |  |  |  |  |  |  |
|  | LDD< | s1, s2 | Sets the output, if s1 < s2 |  | (1) | $\bigcirc$ |  |
|  | ANDD< |  |  |  |  |  |  |
|  | ORD< |  |  |  |  |  |  |
|  | LDD>= | s1, s2 | Sets the output, if s1 >= s2 |  | (1) | $\bigcirc$ |  |
|  | ANDD>= |  |  |  |  |  |  |
|  | ORD>= |  |  |  |  |  |  |




| Category | Instruction | Variables | Meaning | Execution Condition |  | ָ ¢ ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN 32-bit block data comparisons | DBKCMP= | s1, s2, n, d1 | This instruction compares BIN 32-bit data stored in n-point devices starting from the device specified by S1 with BIN 32-bit data stored in n-point devices starting from the device specified by a constant and S2, and then stores the result into the nth device specified by (D) and up. |  | 5 |  | 6.1.7 |
|  | DBKCMP<> | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP> | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP<= | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP< | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP>= | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP=P | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP<>P | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP>P | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP<=P | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP<P | s1, s2, n, d1 |  |  |  |  |  |
|  | DBKCMP>=P | s1, s2, n, d1 |  |  |  |  |  |

(1) The number of program steps depends on the devices used and the type of CPU.

- High Performance model QCPU, Process CPU, Redundant CPU
- Word device: internal word devices (except for file register ZR)
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification
: 5 (NOTE 1)
- Constant; No limitations
: 5 (NOTE 1)
Devices other than the above
: 3 (NOTE 2)
- Basic model QCPU, Universal model QCPU, LCPU
- All devices that can be used

NOTE 1: For these models the number of steps increases but processing speed becomes faster.
NOTE 2: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".
(2) Conditions under which the character string comparison is processed:

- Match
: All characters in the string must match.
- Larger string
- Smaller string
: If the character strings differ, the larger string is determined.
: If the character strings differ, the smaller string is determined.


### 2.4.2 Arithmetic operation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN 16-bit addition and subtraction operations | + $+P$ | s, d | (d)+(s) $\rightarrow$ (d) |  | 3 | $\bigcirc$ | 6.2.1 |
|  | + $+P$ | s1, s2, d1 | $(\mathrm{s} 1)+(\mathrm{s} 2) \rightarrow(\mathrm{d} 1)$ |  | 4 | $\bigcirc$ |  |
|  | -P | s, d | (d)-(s) $\rightarrow$ (d) |  | 3 | $\bigcirc$ |  |
|  | -P | s1, s2, d1 | $(\mathrm{s} 1)-(\mathrm{s} 2) \rightarrow(\mathrm{d} 1)$ |  | 4 | $\bigcirc$ |  |
| BIN 32-bit addition and subtraction operations | D+ D+P | s, d | $\begin{aligned} & (\mathrm{d}+1, \mathrm{~d})+(\mathrm{s}+1, \mathrm{~s}) \\ & \rightarrow(\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | (1) | $\bigcirc$ | 6.2.2 |
|  | D+ D+P | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1)+((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & \rightarrow((\mathrm{d} 1)+1, \mathrm{~d} 1) \end{aligned}$ |  | (2) | $\bigcirc$ |  |
|  | D- D-P | s, d | $\begin{aligned} & (\mathrm{d}+1, \mathrm{~d})-(\mathrm{s}+1, \mathrm{~s}) \\ & \rightarrow(\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | (1) | $\bigcirc$ |  |
|  | D- D-P | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1)-((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & \rightarrow((\mathrm{d} 1)+1, \mathrm{~d} 1) \end{aligned}$ |  | (2) | $\bigcirc$ |  |
| BIN 16-bit multiplication and division | x <br> xP | s1, s2, d1 | $(\mathrm{s} 1) \times(\mathrm{s} 2) \rightarrow((\mathrm{d} 1)+1, \mathrm{~d} 1)$ |  | (3) | $\bigcirc$ | 6.2.3 |
|  | / | s1, s2, d1 | $\begin{aligned} & (\mathrm{s} 1) /(\mathrm{s} 2) \rightarrow \\ & \text { Quotient }(\mathrm{d} 1), \\ & \text { remainder }((\mathrm{d} 1)+1) \end{aligned}$ |  | $4^{4}$ | $\bigcirc$ |  |


| Category | Instruction | Variables | Meaning | Execution Condition |  | 屯 $\stackrel{0}{3}$ $\stackrel{3}{亏}$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN 32-bit multiplication and division | Dx | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1) \mathrm{x}((\mathrm{~s} 2)+1, \mathrm{~s} 2) \\ & \underset{\substack{(\mathrm{d} 1 \\ (\mathrm{~d} 1)+3,(\mathrm{~d} 1)+2,(1)}}{(\mathrm{d} 1)+2,} \end{aligned}$ | $\sqrt{2}$ | $4^{(4)}$ | $\bullet$ | 6.2.4 |
|  | DxP |  |  |  |  |  |  |
|  | D/ | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1) /((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & \overrightarrow{\text { Quotient }}(\mathrm{d} 1)+1, \mathrm{~d} 1), \\ & \text { remainder ((d1)+3, } \\ & (\mathrm{d} 1)+2) \end{aligned}$ | $\sqrt{2}$ | $4{ }^{(4)}$ | $\bullet$ |  |
|  | D/P |  |  | $4$ |  |  |  |
| BCD 4-digit addition and substraction operations | B+ | s, d | (d) + (s) $\rightarrow$ (d) |  | 3 | $\bullet$ | 6.2.5 |
|  | B+P |  |  |  |  |  |  |
|  | B+ | s1, s2, d1 | $(\mathrm{s} 1)+(\mathrm{s} 2) \rightarrow(\mathrm{d} 1)$ | $\square$ | 4 |  |  |
|  | B+P |  |  |  |  |  |  |
|  | B- | s, d | (d)-(s) $\rightarrow$ (d) |  | 3 | - |  |
|  | B-P |  |  |  |  |  |  |
|  | B- |  |  |  |  |  |  |
|  | B-P |  |  |  |  |  |  |
| BCD 8-digit addition and subtraction operations | DB+ | s, d | $\begin{aligned} & (\mathrm{d}+1, \mathrm{~d})+(\mathrm{s}+1, \mathrm{~s}) \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | 3 |  | 6.2.6 |
|  | DB + P |  |  |  |  |  |  |
|  | DB+ | s1, s2, d1 | $\underset{((\mathrm{d} 1)+1, \mathrm{~d} 1)}{((\mathrm{s} 1)+1, \mathrm{~s} 1)+((\mathrm{s} 2)+1, \mathrm{~s} 2)}$ |  | 4 |  |  |
|  | DB+P |  |  |  |  |  |  |
|  | DB- | s, d | $\begin{aligned} & (\mathrm{d}+1, \mathrm{~d})+(\mathrm{s}+1, \mathrm{~s}) \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ | $\square$ | 3 |  |  |
|  | DB-P |  |  |  |  |  |  |
|  | DB- | s1, s2, d1 | $\xrightarrow[((\mathrm{d} 1)+1, \mathrm{~d} 1)]{((\mathrm{s} 1)+1, \mathrm{~s} 1)+((\mathrm{s} 2)+1, \mathrm{~s} 2)}$ | $\square$ | 4 |  |  |
|  | DB-P |  |  |  |  |  |  |


| Category | Instruction | Variables | Meaning | Execution Condition |  | W ¢ ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD 4-digit multiplication and division operations | $B \times$ | s1, s2, d1 | $(\mathrm{s} 1) \times(\mathrm{s} 2) \rightarrow((\mathrm{d} 1)+1, \mathrm{~d} 1)$ | $\square$ | 4 | $\bigcirc$ | 6.2.7 |
|  | $B \times P$ |  |  | \% |  |  |  |
|  | B/ | s1, s2, d1 | $\begin{aligned} & (\mathrm{s} 1) /(\mathrm{s} 2) \\ & \overrightarrow{\text { Quotient }(\mathrm{d} 1),} \\ & \text { remainder ((d1)+1) } \end{aligned}$ | $\square$ | 4 | $\bigcirc$ |  |
|  | B/P |  |  |  |  |  |  |
| BCD 8-digit multiplication and division operations | DB× | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, s 1) x((\mathrm{~s} 2)+1, \mathrm{~s} 2) \\ & \overrightarrow{((d)} 1)+3,(\mathrm{~d} 1)+2 \\ & (\mathrm{~d} 1)+1, \mathrm{~d} 1) \end{aligned}$ | $\square$ | 4 |  | 6.2.8 |
|  | $D B \times P$ |  |  |  |  |  |  |
|  | DB/ | s1, s2, d1 | $\begin{aligned} & ((s 1)+1, s 1) /((s 2)+1, s 2) \\ & \overrightarrow{\text { Quotient }((d 1)+1, d 1),} \\ & \text { remainder ((d1)+3, } \\ & (d 1)+2) \end{aligned}$ |  | 4 | $\bigcirc$ |  |
|  | DB/P |  |  |  |  |  |  |
| Floating point data addition and subtraction operations (Single precision) | E+ | s, d | $\begin{aligned} & (\mathrm{d}+1, \mathrm{~d})+(\mathrm{s}+1, \mathrm{~s}) \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | 3 | - ${ }^{5}$ | 6.2.9 |
|  | E+P |  |  |  |  |  |  |
|  | E+ | s1, s2, d1 | $\begin{aligned} & \xrightarrow[((\mathrm{d} 1)+1, \mathrm{~s} 1)+((\mathrm{s} 2)+1, \mathrm{~s} 2)]{(\mathrm{d} 1)} \end{aligned}$ |  | $4^{(4)}$ | - ${ }^{5}$ |  |
|  | E+P |  |  |  |  |  |  |
|  | E- | s, d | $\begin{aligned} & (d+1, d)-(s+1, s) \\ & (d+1, d) \end{aligned}$ |  | 3 | - ${ }^{5}$ |  |
|  | E-P |  |  |  |  |  |  |
|  | E- | s1, s2, d1 | $\xrightarrow[((\mathrm{d} 1)+1, \mathrm{~d} 1)]{((\mathrm{s} 1)+1, \mathrm{~s} 1)-((\mathrm{s} 2)+1, \mathrm{~s} 2)}$ |  | $4^{4}$ | - ${ }^{5}$ |  |
|  | E-P |  |  | - |  |  |  |


| Category | Instruction | Variables | Meaning | Execution <br> Condition | 这告 |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Floating point data addition and subtraction operations (Double precision) | ED+ | s, d | $\begin{aligned} & (\mathrm{d}+3, \mathrm{~d}+2, \mathrm{~d}+1, \mathrm{~d}) \\ & (\mathrm{s}+3, \mathrm{~s}+2, \mathrm{~s}+1, \mathrm{~s}) \\ & (\mathrm{d}+3, \mathrm{~d}+2, \mathrm{~d}+1, \mathrm{~d}) \end{aligned}$ |  | 3 | $\bullet$ | 6.2.10 |
|  | ED+P |  |  |  |  |  |  |
|  | ED+ | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+3,(\mathrm{~s} 1)+2,(\mathrm{~s} 1)+1, \\ & \mathrm{s} 1) \\ & +((\mathrm{s} 2)+3,(\mathrm{~s} 2)+2,(\mathrm{~s} 2)+1, \\ & \mathrm{s} 2) \rightarrow+ \\ & ((\mathrm{d} 1)+3,(\mathrm{~d} 1)+2,(\mathrm{~d} 1)+1, \\ & \mathrm{d} 1) \end{aligned}$ |  | 4 | $\bullet$ |  |
|  | ED+P |  |  | $4$ |  |  |  |
|  | ED- | s, d | $\begin{aligned} & (d+3, d+2, d+1, d) \\ & -(s+3, s+2, s+1, s) \\ & (d+3, d+2, d+1, d) \end{aligned}$ | $\square$ | 3 | $\bullet$ |  |
|  | ED-P |  |  |  |  |  |  |
|  | ED- |  | $((\mathrm{s} 1)+3,(\mathrm{~s} 1)+2,(\mathrm{~s} 1)+1,$ <br> s1) |  |  |  |  |
|  | ED-P |  | $(\mathrm{d} 1)+3,(\mathrm{~d} 1)+2,(\mathrm{~d} 1)+1,$ | $4$ |  |  |  |
| Floating point data <br> multiplication and division operations (Single precision) | Ex | s1, s2, d1 | $\underset{((\mathrm{d} 1)+1, \mathrm{~d} 1)}{((\mathrm{s} 1)+1, \mathrm{~s} 1) \mathrm{x}((\mathrm{~s} 2)+1, \mathrm{~s} 2)}$ |  | 3 | - ${ }^{\text {( }}$ | 6.2.11 |
|  | ExP |  |  | $\Psi$ |  |  |  |
|  | E/ | s1, s2, d1 | $\xrightarrow[\text { Quotient }((\mathrm{d} 1)+1, \mathrm{~d} 1)]{(\mathrm{s} 1)+1, \mathrm{~s} 1) /((\mathrm{s} 2)+1, \mathrm{~s} 2)}$ | $\square$ | 4 | - ${ }^{5}$ |  |
|  | E/P |  |  |  |  |  |  |
| Floating point data <br> multiplication and division operations (Double precision) | EDx | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+3,(\mathrm{~s} 1)+2,(\mathrm{~s} 1)+1, \\ & \mathrm{s} 1) \times(\mathrm{s} 2)+3,(\mathrm{~s} 2)+2, \\ & (\mathrm{~s} 2)+1, \mathrm{~s} 2) \\ & \overrightarrow{((d 1)}) \\ & \mathrm{d} 1)+3,(\mathrm{~d} 1)+2,(\mathrm{~d} 1)+1, \end{aligned}$ | L | 4 | - ${ }^{\text {5 }}$ | 6.2.12 |
|  | EDxP |  |  | $\uparrow$ |  |  |  |
|  | ED/ | s1, s2 d1 | $\begin{aligned} & ((\mathrm{s} 1)+3,(\mathrm{~s} 1)+2,(\mathrm{~s} 1)+1, \\ & \mathrm{s} 1) /((\mathrm{s} 2)+3),(\mathrm{s} 2)+2, \\ & (\mathrm{~s} 2)+1, \mathrm{~s} 2) \end{aligned}$ |  | 4 | - ${ }^{\text {5 }}$ |  |
|  | ED/P |  | Quotient ((d1)+3, <br> (d1) +2 , (d1) +1, d1) | $4$ |  |  |  |
| BIN block addition and subtraction operations | BK+ | s1, s2, d, n | Adds the nth 16 -bit block in s1 to the $n$th 16 -bit block in s 2 . |  | 5 |  | 6.2.13 |
|  | BK+P |  |  |  |  |  |  |
|  | BK- | s1, s2, d, n | Subtracts the nth 16-bit block in s2 from the nth 16-bit block in s1. |  | 5 |  |  |
|  | BK-P |  |  | $\triangle$ |  |  |  |



| Category | Instruction | Variables | Meaning | Execution Condition |  | 茐 | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

(1) The number of program steps depends on the devices used and the type of CPU.

- High Performance model QCPU, Process CPU, Redundant CPU
- Word device: internal word devices (except for file register ZR) : 5 (NOTE 1)
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification
: 5 (NOTE 1)
- Constant; No limitations
: 5 (NOTE 1)
Devices other than the above
: 3 (NOTE 2)
- Basic model QCPU, Universal model QCPU, LCPU
- All devices that can be used
: 3 (NOTE 2)
NOTE 1: For these models the number of steps increases but processing speed becomes faster.
NOTE 2: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".
(2) The number of program steps depends on the devices used and the type of CPU.
- High Performance model QCPU, Process CPU, Redundant CPU
- Word device: internal word devices (except for file register ZR)
: 6 (NOTE 1)
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification $\quad: 6$ (NOTE 1)
- Constant; No limitations :6 (NOTE 1)

Devices other than the above $: 4$ (NOTE 2)

- Basic model QCPU
- All devices that can be used : 4 (NOTE 2)
- Universal model QCPU, LCPU
- All devices that can be used : 3 (NOTE 2)

NOTE 1: For these models the number of steps increases but processing speed becomes faster.
NOTE 2: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".
${ }^{(3)}$ The number of program steps depends on the devices used and the type of CPU.

## - QCPU, LCPU

- Word device: internal word devices (except for file register ZR)
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification
- Constant; No limitations
: 3
Devices other than the above $\quad: 4$ (NOTE 1)
NOTE 1: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".
(4) The number of steps is three for the Universal model QCPU and LCPU only.
(5) The subset is effective only with Universal model QCPU and LCPU.
(6) The number of program steps depends on the devices used and the type of CPU.
- High Performance model QCPU, Process CPU, Redundant CPU
- Word device: internal word devices (except for file register ZR) : 3 (NOTE 1)
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification $\quad: 3$ (NOTE 1)
- Constant; No limitations : 3 (NOTE 1)

Devices other than the above $: 2$ (NOTE 2)

- Basic model QCPU, Universal model QCPU, LCPU
- All devices that can be used :2 (NOTE 2)

NOTE 1: For these models the number of steps increases but processing speed becomes faster.
NOTE 2: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".

### 2.4.3 Data conversion instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion from BIN data into BCD data | BCD BCDP | s, d |  |  | $3^{(1)}$ | $\bigcirc$ | 6.3.1 |
|  | DBCD DBCDP | s, d | $\xrightarrow[(\mathrm{s}+1, \mathrm{~s})]{\mathrm{BCD}^{\mathrm{B}}} \text { BIN conversion }(0 \text { to } 99999999)$ |  | $3^{(1)}$ | $\bigcirc$ |  |
| Conversion from BCD data into BIN data | BIN BINP | s, d |  |  | $3^{(1)}$ | - | 6.3.2 |
|  | DBIN DBINP | $\mathrm{s}, \mathrm{d}$ |  |  | $3^{(1)}$ | $\bigcirc$ |  |
| Conversion from BIN data into floating point data (Single precision) | FLT FLTP | s, d |  |  | $3^{(1)}$ | - ${ }^{2}$ | 6.3.3 |
|  | DFLT DFLTP | s, d |  |  | $3^{(1)}$ | - ${ }^{2}$ |  |
| Conversion from BIN data into floating point data (Double precision) | FLTD FLTPD | s, d | Floating point conversion |  | 4 | - ${ }^{2}$ | 6.3.4 |
|  | DFLTD DFLTPD | s, d |  |  | 4 | - ${ }^{2}$ |  |
| Conversion from floating point data into BIN data (Single precision) | INT <br> INTP | s, d |  |  | $3^{(1)}$ | - ${ }^{2}$ | 6.3.5 |
|  | DINT <br> DINTP | s, d |  |  | $3^{(1)}$ | - ${ }^{2}$ |  |



| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ ¢ ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sign reversal for floating point data | ENEG | d |  |  | 2 |  | 6.3.12 |
|  | ENEGP |  |  |  |  |  |  |
|  | EDNEG | d | Floating point number$\xrightarrow[(d+3, d+2, d+1, d)]{(\overrightarrow{d+3, d+2, d+1, d})}$ |  | 3 |  | 6.3.13 |
|  | EDNEGP |  |  |  |  |  |  |
| Conversion from BIN block data into BCD block data | BKBCD | s, d, n | This instruction converts each nth BIN 16-bit block in s into the nth BCD 4digit block. Converted data is stored in d. |  | 4 |  | 6.3.14 |
|  | BKBCDP | s, d, n |  |  |  |  |  |
| Conversion from BCD block data into BIN block data | BKBIN | s, d, n | This instruction converts each nth BCD 4-digit block in s into the nth BIN 16-bit block. Converted data is stored in d. |  | 4 |  | 6.3.15 |
|  | BKBINP | s, d, n |  |  |  |  |  |
| Floating-point Conversion from single precision to double precision | ECON | s, d | 32-bit floating-point real number $(\mathrm{s}+1, \mathrm{~s})$ <br> Conversion to double precision ( $\mathrm{d}+3, \mathrm{~d}+2, \mathrm{~d}+1, \mathrm{~d}$ ) |  | 3 |  | 6.3.16 |
|  | ECONP | s, d |  |  |  |  |  |
| Floating-point Conversion from double precision to single precision | EDCON | s, d | 64-bit floating-point real number $(s+3, s+2, s+1, s)$ <br> Conversion to single precision (d+1, d) | L | 3 |  | 6.3.17 |
|  | EDCONP | s, d |  |  |  |  |  |

(1) The number of steps is two for the Universal model QCPU and LCPU only.
(2) The subset is effective only with Universal model QCPU and LCPU.

### 2.4.4 Data transfer instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN 16-bit data transfer | MOV | s, d | $(\mathrm{s}) \longrightarrow$ (d) | $\square$ | (1) | $\bigcirc$ | 6.4.1 |
|  | MOVP | s, d |  |  |  |  |  |
| BIN 32-bit data transfer | DMOV | s, d | $(\mathrm{s}+1, \mathrm{~s}) \longrightarrow(\mathrm{d}+1, \mathrm{~d})$ |  | (2) | $\bigcirc$ |  |
|  | DMOVP | s, d |  |  |  |  |  |
| Floating point data transfer (Single precision) | EMOV | s, d |  |  | (2) | - ${ }^{(1)}$ | 6.4.2 |
|  | EMOVP | s, d |  |  |  |  |  |
| Floating point data transfer (Double precision) | EDMOV | s, d | Real number data$\xrightarrow[(d+3, d+2, d+1, d)]{(s+3, s+2, s+1, s)}$ |  | 2 | - ${ }^{(1)}$ | 6.4.3 |
|  | EDMOVP | s, d |  |  |  |  |  |
| Character string data transfer | \$MOV | s, d | Transfers character string data in s to d . |  | 3 | $\bigcirc$ | 6.4.4 |
|  | \$MOVP | s, d |  | 4 |  |  |  |
| BIN 16-bit data inversion | CML | s, d | $\overline{(s)} \longrightarrow$ (d) |  | (1) | - | 6.4.5 |
|  | CMLP | s, d |  |  |  |  |  |
| BIN 32-bit data inversion | DCML | s, d | $\overline{(s+1, s)} \longrightarrow(\mathrm{d} 1+1, \mathrm{~d} 1)$ |  | (2) | - |  |
|  | DCMLP | s, d |  |  |  |  |  |
| BIN block data transfer | BMOV | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ |  |  | 4 | $\bigcirc$ | 6.4.6 |
|  | BMOVP | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ |  |  |  |  |  |
| Identical BIN block data transfer | FMOV | s, n, d |  |  | 4 | $\bigcirc$ | 6.4.7 |
|  | FMOVP | s, n, d |  |  |  |  |  |
| Identical 32-bit block data transfer | DFMOV | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ |  |  | 4 | $\bigcirc$ | 6.4.8 |
|  | DFMOVP | s, $\mathrm{n}, \mathrm{d}$ |  |  |  |  |  |


| Category | Instruction | Variables | Meaning | Execution Condition |  | ָ ¢ O $\vdots$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN 16-bit data exchange | XCH | d1, d2 | (d1) $\longleftrightarrow$ (d2) |  | 3 | $\bigcirc$ | 6.4.9 |
|  | XCHP | d1, d2 |  |  |  |  |  |
| BIN 32-bit data exchange | DXCH | d1, d2 | $((\mathrm{d} 1)+1, \mathrm{~d} 1) \longleftrightarrow($ d 2 ) $+1, \mathrm{~d} 2)$ |  | 3 | $\bigcirc$ |  |
|  | DXCHP | d1, d2 |  |  |  |  |  |
| BIN block data exchange | BXCH | $\mathrm{n}, \mathrm{d} 1, \mathrm{~d} 2$ | (d1) |  | 4 |  | 6.4.10 |
|  | BXCHP | $\mathrm{n}, \mathrm{d} 1, \mathrm{~d} 2$ |  |  |  |  |  |
| Upper and lower byte exchanges | SWAP | S | (s) $\square$ |  | 3 |  | 6.4.11 |
|  | SWAPP | S | (s) $815-\cdots-\cdots \cdot$ b8b7 8 bits <br> (s) 8 bits |  |  |  |  |

(1) The number of program steps depends on the devices used and the type of CPU.

- QCPU, LCPU
- Word device: internal word devices (except for file register ZR)
: 2
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification :2
- Constant; No limitations
: 2
Devices other than the above
: 3 (NOTE 1)
NOTE 1: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".
(2) The number of program steps depends on the devices used and the type of CPU.
- High Performance model QCPU, Process CPU, Redundant CPU
- Word device: internal word devices (except for file register ZR)
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification :3
- Constant; No limitations
: 3
Devices other than the above
: 3 (NOTE 1)
- Basic model QCPU
- Word device: internal word devices (except for file register ZR)
: 2
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification :2
- Constant; No limitations :2

Devices other than the above $\quad: 3$ (NOTE 1)

- Universal model QCPU, LCPU
- All devices that can be used :2 (NOTE 1)

NOTE 1: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".

### 2.4.5 Program branch instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ 0 0 ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jump instructions | CJ | $p$ | Conditional jump ( $p=$ jump destination) |  | 2 | $\bigcirc$ | 6.5.1 |
|  | SCJ | $p$ | Conditional jump from next program scan ( $p=$ jump destination) |  |  |  |  |
|  | JMP | $p$ | Jump instruction ( $p=$ jump destination) |  | 2 | $\bigcirc$ | 6.5.1 |
|  | GOEND | - | Jump to the end of a program |  | 1 |  | 6.5.2 |

### 2.4.6 Interrupt program execution control instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt disabled | DI | - | Disables the execution of an interrupt program |  | 1 |  | 6.6.1 |
| Interrupt enabled | El | - | Enables invoking an interrupt program |  | 1 |  |  |
| Bit pattern of execution conditions of interrupt programs | IMASK | S | In the bit pattern designated by sa particular interrupt address is allocated to each bit. |  | 2 |  |  |
| Return from an interrupt program to the main program | IRET | - | End of an interrupt program |  | 1 |  | 6.6.2 |

### 2.4.7 Data refresh instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/O partial refresh | RFS | s, n | The RFS instruction refreshes the inputs and outputs of the designates range of I/O devices during one program scan. |  | 3 |  | 6.7.1 |
|  | RFSP | s, n |  |  |  |  |  |

### 2.4.8 Other convenient instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | $\pm$ 0 0 $\vdots$ $\omega$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1-Phase Input count-up/-down Counter | UDCNT1 | s, $\mathrm{n}, \mathrm{d}$ |  | $\square$ | 4 |  | 6.8.1 |
| 2-Phase Input count-up/-down Counter | UDCNT2 | s, n, d |  |  | 4 |  | 6.8.2 |
| Programmable (teaching) Timer | TTMR | d, n | $\begin{aligned} & \text { (Time, the timer is set) } \\ & x n \rightarrow(d) \\ & n=0: 1, n=1: 10, n=2: 100 \end{aligned}$ |  | 3 |  | 6.8.3 |
| Special Function Timer (Timer instruction for low speed timers) | STMR | s, n, d | The STMR instruction uses outputs designated by $\mathrm{d}+0$ through $d+3$ to perform four different timer functions: <br> $\mathrm{d}+0$ : OFF delay timer output <br> $d+1$ : One shot timer output after <br> OFF (Set by trailing edge) <br> $d+2$ : One shot timer output after <br> ON (Set by leading edge) <br> $\mathrm{d}+3$ : ON delay timer output |  | 3 |  | 6.8.4 |
| Positioning instruction for rotary tables | ROTC | s, n1, n2, d | The ROTC instruction rotates a sector designated by s+2 on a table with a specified number of sectors (divisions) designated by n 1 to a specified position designated by $\mathrm{s}+1$. |  | 5 |  | 6.8.5 |
| Ramp Signal | RAMP | $\begin{aligned} & \text { n1, n2, n3, } \\ & \text { d1, d2 } \end{aligned}$ | A RAMP instruction changes the content in (d1)+0 gradually from the initial value designated by n 1 to the final value designated by n2. |  | 6 |  | 6.8.6 |
| Pulse density measurement | SPD | s, n, d | The SPD instruction counts pulses at the input designated by s for a period of time specified by n . The result of the measurement is stored in d. | $\square$ | 4 |  | 6.8.7 |
| Pulse output with adjustable number of pulses | PLSY | s1, s2, d | The PLSY instruction outputs a number of pulses specified by s2 at a frequency specified by s1 to an output designated by d. |  | 4 |  | 6.8.8 |
| Pulse width modulation | PWM | n1, n2, d |  |  | 4 |  | 6.8.9 |
| Building an input matrix | MTR | $\mathrm{s}, \mathrm{n}, \mathrm{d} 1, \mathrm{~d} 2$ | The MTR instruction reads the information of 16 bits beginning from the device designated by s. The number of repetitions (rows) is designated by n . <br> The conditions of read data are stored in the device designated by d2 onwards. |  | 5 |  | 6.8.10 |

### 2.5 Application instructions, Part 2

### 2.5.1 Logical operation instructions




| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

(1) The number of steps is three for the Universal model QCPU and LCPU only.
(2) The number of program steps depends on the devices used and the type of CPU.

- High Performance model QCPU, Process CPU, Redundant CPU
- Word device: internal word devices (except for file register ZR)
- Bit device: whose device numbers are multiplies of 16, whose digit designation is K8,
and which use no index qualification
: 5 (NOTE 1)
- Constant; No limitations :5 (NOTE 1)

Devices other than the above
: 3 (NOTE 2)

- Basic model QCPU, Universal model QCPU, LCPU
- All devices that can be used
: 3 (NOTE 2)
NOTE 1: For these models the number of steps increases but processing speed becomes faster.
NOTE 2: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".
(3) The number of program steps depends on the devices used and the type of CPU.
- High Performance model QCPU, Process CPU, Redundant CPU
- Word device: internal word devices (except for file register ZR)
: 6 (NOTE 1)
- Bit device: whose device numbers are multiplies of 16 , whose digit designation is K 8 ,
and which use no index qualification $: 6$ (NOTE 1)
- Constant; No limitations :6 (NOTE 1)

Devices other than the above $: 4$ (NOTE 2)

- Basic model QCPU
- All devices that can be used $: 4$ (NOTE 2)
- Universal model QCPU, LCPU
- All devices that can be used : 3 (NOTE 2)

NOTE 1: For these models the number of steps increases but processing speed becomes faster.
NOTE 2: The number of steps may increase due to the conditions described in section 3.11 "Number of program steps".

### 2.5.2 Rotation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ ¢ O $\vdots$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data rotation to the right (16-bit) | ROR RORP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the right |  | 3 | $\bigcirc$ | 7.2.1 |
|  | RCR RCRP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | - |  |
| Data rotation to the left (16-bit) | ROL ROLP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the left |  | 3 | $\bigcirc$ | 7.2.2 |
|  | RCL RCLP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the left |  | 3 | $\bigcirc$ |  |
| Data rotation to the right (32-bit) | DROR DRORP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the right |  | 3 | $\bigcirc$ | 7.2.3 |
|  | DRCR <br> DRCRP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | $\bigcirc$ |  |
| Data rotation to the left (32-bit) | DROL <br> DROLP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the left |  | 3 | $\bigcirc$ | 7.2.4 |
|  | DRCL <br> DRCLP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the left |  | 3 | $\bigcirc$ |  |

### 2.5.3 Shift instructions



### 2.5.4 Bit processing instructions



### 2.5.5 Data processing instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ 0 0 $\omega$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Search 16-bit data | SER | s1, s2, d, n |  |  | 5 |  | 7.5.1 |
|  | SERP |  |  |  |  |  |  |
|  | DSER | s1, s2, d, n | $\qquad$ | $\square$ | 5 |  |  |
|  | DSERP |  | (d) : identical No. (d+1) : Number of matches | $-1$ |  |  |  |
| Check data bits (16-/32-bit) | SUM | s, d | $\mathrm{b} 15^{\text {(s) }} \text { b0 }$ |  | 3 | $\bigcirc$ | 7.5.2 |
|  | SUMP |  |  |  |  |  |  |
|  | DSUM | s, d | (s+1) (s) |  | 3 | $\bigcirc$ |  |
|  | DSUMP |  | $\longrightarrow \text { (d): Binary coded }$ |  |  |  |  |
| Decoding data | DECO | s, d, n |  |  | 4 |  | 7.5.3 |
|  | DECOP |  |  |  |  |  |  |
| Encoding data | ENCO | $\mathrm{s}, \mathrm{d}, \mathrm{n}$ | Encoding from 256 to 8 bits |  | 4 |  | 7.5.4 |
|  | ENCOP |  |  |  |  |  |  |
| 7-segment decoding | SEG | s, d |  |  | 3 | $\bigcirc$ | 7.5.5 |
|  | SEGP |  |  |  |  |  |  |

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Category \& Instruction \& Variables \& Meaning \& Execution Condition \&  \& む
0
0
$\cdots$
$\overline{0}$ \& Reference Section <br>
\hline \multirow{6}{*}{Disunite/unite 16-bit data words} \& DIS
DISP \& $\mathrm{s}, \mathrm{n}, \mathrm{d}$ \& The DIS instruction disunites a 16-bit data value to groupings of 4 bits. The data value to be disunited in s, the number of 4bit groupings in n , and the first number of destination device in d must be specified. \&  \& 4 \& \& 7.5.6 <br>
\hline \& UNI
UNIP \& $\mathrm{s}, \mathrm{n}, \mathrm{d}$ \& The UNI instruction separates each 4 lowest bits of up to four 16-bit data values and unites their conditions in one 16-bit data value. \&  \& 4 \& \& 7.5.7 <br>
\hline \& NDIS
NDISP \& s1, s2, d \& The NDIS instruction disunites data in devices specified from s1 on to bit groupings with a number of bits specified by s2. The disunited bit groupings are stored separately in the device specified by d onwards. \&  \& \multirow[b]{2}{*}{4} \& \& \multirow[b]{2}{*}{7.5.8} <br>
\hline \& NUNI

NUNIP \& s1, s2, d \& The NUNI instruction separates bit groupings of a size specified by s2 from devices specified by s1 and unites these bit groupings in one data value. The bit groupings are stored successively from the device specified by d onwards. \&  \& \& \& <br>
\hline \& WTOB
WTOBP \& s, n, d \& For this instruction the data values in s to be disunited, the number of byte units in n , and the first number of destination device in d must be specified. \&  \& \multirow{2}{*}{4} \& \& \multirow{2}{*}{7.5.9} <br>
\hline \& BTOW
BTOWP \& s, n, d \& The initial number of data value in s to be united, the number of byte units $n$, and destination device in d must be specified. \&  \& \& \& <br>
\hline \multirow[b]{2}{*}{Search maximum values in 16-/ 32-bit data} \& MAX
MAXP \& s, n, d \& The MAX instruction searches for maximum values in 16-bit data blocks. The number of data blocks to be searched through is specified by n . The greatest value found in $s$ through $\mathrm{s}+(\mathrm{n}-1)$ is stored in d . \&  \& \multirow[b]{2}{*}{4} \& \& \multirow[b]{2}{*}{7.5.10} <br>
\hline \& DMAX
DMAXP \& $\mathrm{s}, \mathrm{n}, \mathrm{d}$ \& The DMAX instruction searches for maximum values in 32-bit data blocks. The number of data blocks to be searched through is specified by $n$. The greatest value found in $s$ through $\mathrm{s}+(\mathrm{n}-1)$ is stored in d. \&  \& \& \& <br>
\hline \multirow{2}{*}{Searching minimum values in 16-/ 32-bit data} \& MIN
MINP \& $\mathrm{s}, \mathrm{n}, \mathrm{d}$ \& The MIN instruction searches for minimum values in 16-bit data blocks. The number of data blocks to be searched through is specified by n . The smallest value found in $s$ through $\mathrm{s}+(\mathrm{n}-1)$ is stored in d . \&  \& \multirow[t]{2}{*}{4} \& \& \multirow[t]{2}{*}{7.5.11} <br>
\hline \& DMIN
DMINP \& s, n, d \& The DMIN instruction searches for minimum values in 32-bit data blocks. The number of data blocks to be searched through is specified by n . The smallest value found in $s$ through $\mathrm{s}+(\mathrm{n}-1)$ is stored in d . \&  \& \& \& <br>
\hline
\end{tabular}

| Category | Instruction | Variables | Meaning | Execution Condition |  | す 0 0 $\stackrel{3}{5}$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sorting 16-/ 32-bit data | SORT | s1, n, s2, d1, d2 | The SORT instruction sorts 16-bit data specified by s1 in ascending or descending order. The number of data to be sorted is specified by $n$. | $\square$ | 6 |  | 7.5.12 |
|  | DSORT |  | The DSORT instruction sorts 32-data specified by 51 in ascending or descending order. The number of data to be sorted is specified by n . |  |  |  |  |
| Calculating totals of 16-/ 32-bit BIN data blocks | WSUM | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | The WSUM instruction calculates the total of 16 -bit data blocks in the device specified by s . The result is stored in the device specified by d and $\mathrm{d}+1$. |  | 4 |  | 7.5.13 |
|  | DWSUM | s, n, d | The DWSUM instruction calculates the total of 32-bit data blocks in the device specified by $s$ and $s+1$. The result is stored in d through $\mathrm{d}+3$. |  | 4 |  | 7.5.14 |
|  | DWSUMP |  |  |  |  |  |  |
| Calculation of averages | MEAN | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | Calculates the mean of n-point devices (in 16-bit units) starting from the device specified by (s), and then stores the result into the device specified by (d). |  | 4 |  | 7.5.15 |
|  | MEANP |  |  | $4$ |  |  |  |
|  | DMEAN | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | Calculates the mean of n-point devices (in 32-bit units) starting from the device specified by (s), and then stores the result into the device specified by (d). |  | 4 |  |  |
|  | DMEANP |  |  |  |  |  |  |

### 2.5.6 Structured program instructions



| Category | Instruction | Variables | Meaning | Execution Condition |  | 苞 | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Select refresh | COM |  | Performs auto refresh of intelligent function modules, link refresh, auto refresh of CPU shared memory, and communications with peripherals. |  | 1 |  | 7.6.9 |
|  | CCOM |  | Performs auto refresh of intelligent function modules, auto refresh of CPU shared memory, and communications with peripherals after the input conditions are met. |  | 1 |  | 7.6.11 |
|  | CCOMP |  |  |  | 1 |  | 7.6.11 |
| Index qualification of entire ladders | IX | S | The IX and IXEND instructions perform index qualification on those devices in the program part located between the IX and IXEND instructions. |  | 2 |  |  |
|  | IXEND |  |  |  | 1 |  | 7.6.12 |
| Designation of qualification values in index qualification of entire ladders | IXDEV |  | The IXDEV and IXSET instructions read the addresses of the devices in the offset designation area and write these offset numbers to an index table in the device designated by d. |  | 1 |  | 7.6.13 |
|  | IXSET | $\mathrm{p}, \mathrm{d}$ |  |  | 3 |  |  |

(1) n indicates number of arguments for subroutine program.
(2) n indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).
(3) The subset is effective only with the Universal model QCPU and LCPU.

### 2.5.7 Data table operation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write data to a data table | FIFW <br> FIFWP | s, d |  |  | 3 |  | 7.7.1 |
| Read data entered first from data table | FIFR FIFRP | s, d |  | $\frac{\square}{4}$ | 3 |  | 7.7.2 |
| Read data entered last from data table | FPOP FPOPP | s, d | (s) |  | 3 |  | 7.7.3 |
| Delete specified data blocks from data table | FDEL FDELP |  | (s) |  |  |  |  |
| Insert specified data blocks in data table | FINS FINSP |  |  |  |  |  |  |

### 2.5.8 Buffer memory access instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading data from a special function module | FROM | n1, n2, n3, d | The FROM instruction reads 1 -word data (16bit) from the buffer memory of a special function module. | $\square$ | 5 |  | 7.8.1 |
|  | FROMP |  |  | 4 |  |  |  |
|  | DFRO |  | The DFRO instruction reads 2-word data (32bit) from the buffer memory of a special function module. |  |  |  |  |
|  | DFROP |  |  |  |  |  |  |
| Writing data to a special function module | TO | s, n1, n2, n3 | The TO instruction writes 1 -word data (16-bit) from the memory of the CPU to the buffer memory of a special function module. |  | 5 |  |  |
|  | TOP |  |  |  |  |  |  |
|  | DTO |  | The DTO instruction writes 2-word data (32bit) from the memory of the CPU to the buffer memory of a special function module. |  |  |  |  |
|  | DTOP |  |  |  |  |  |  |

### 2.5.9 Display instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ ¢ n ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCII character output | PR | s, d | SM701 set (1): <br> Output of an ASCII character string of 16 characters to an output module. The character string, divided into twice 8 characters, is read from the address area s and output to the outputs specified by d. <br> SM701 not set (0): Output of ASCII character string data up to the character code "ООн" in hexadecimal format from the address area s to the outputs specified by d. |  | 3 |  | 7.9.1 |
|  | PRC | s, d | The PRC instruction outputs a comment of a device (in ASCII code) to an output module. If SM701 is set (1), 16 characters are output; if SM701 is not set (0), 32 characters are output. |  | 3 |  | 7.9.2 |
| Clear display | LEDR |  | Resetting annunciators and error displays |  | 1 |  | 7.9.3 |

2.5.10 Debugging and failure diagnosis instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ ¢ O ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Failure check | CHKST |  | The CHKST instruction starts the execution of the CHK instruction. If the execution condition for the CHKST instruction is not set (0), the program step following the CHK instruction will be executed. |  | 1 |  | 7.10.1 |
|  | CHK |  | The CHK instruction supports failure check operations for contact circuits. Once an error occurs within such a circuit, the device in d1 is set and the corresponding error code is stored in d2. |  |  |  |  |
|  | CHKCIR |  | The CHKCIR instruction generates error check circuits for the CHK instruction and starts the program section with the generated error check circuits. |  | 1 |  | 7.10 .2 |
|  | CHKEND |  | End instructions for a program part with generated check circuits. |  |  |  |  |

### 2.5.11 Character string processing instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion of 16-/32-bit binary data into decimal values in ASCII code | BINDA BINDAP | s, d | The BINDA instruction converts a 16-bit binary value specified by $s$ into a 5-digit decimal value in ASCII code and stores it in the device specified in d. |  | 3 |  | 7.11.1 |
|  | DBINDA |  | The DBINDA instruction converts 32-bit binary data specified by s into a 10-digit decimal value in ASCII code and stores it in the device specified in d. |  |  |  |  |
| Conversion of 16-/32-bit binary data into hexadecimal values in ASCII code | BINHA BINHAP | s, d | The BINHA instruction converts 16-bit binary data specified by s into a 4-digit hexadecimal value in ASCII code and stores it in the devices specified by d . |  | 3 |  | .11 |
|  | DBINHA |  | The DBINHA instruction converts 32-bit binary data specified by s into a 8-digit hexadecimal value in ASCII code and stores it in the devices specified by d. |  |  |  |  |
| Conversion of 4-/8digit BCD data into ASCII code | BCDDA BCDDAP | s, d | The BCDDA instruction converts 4-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d. |  | 3 |  | 7.11 |
|  | DBCDDA DBCDDAP |  | The DBCDDA instruction converts 8-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d. |  |  |  |  |
| Conversion of decimal ASCII data into BIN 16-/32-bit binary data | DABIN DABINP | s, d | The DABIN instruction converts the 5-digit decimal ASCII data specified by s into the BIN 16-bit format and stores it in the devices specified by d. |  | 3 |  |  |
|  | DDABIN DDABINP |  | The DDABIN instruction converts the 10-digit decimal ASCII data specified by s into the BIN 32-bit format and stores it in the devices specified by d. |  |  |  | 7.11.4 |
| Conversion of hexadecimal ASCII data into 16-/32-bit binary data | HABIN HABINP | s, d | The HABIN instruction converts the 4-digit hexadecimal ASCII data in the device specified by s into the BIN 16-bit binary format and stores it in the devices specified by $d$. |  | 3 |  | 7.115 |
|  | DHABIN |  | The DHABIN instruction converts the 8-digit hexadecimal ASCII data specified in the area s into the BIN 32-bit format and stores it in the devices specified by d. |  |  |  |  |


| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion of decimal ASCII data into 4-/8-digit BCD data | DABCD DABCDP | s, d | The DABCD instruction converts the decimal ASCII data in s into the 4-digit BCD data format and stores it in the devices specified by d. |  | 3 |  | 7.11 .6 |
|  | DDABCD DDABCDP |  | The DDABCD instruction converts the decimal ASCII data specified by s into the 8-digit BCD format and stores it in the devices specified in d. |  |  |  |  |
| Read-out of comment data | COMRD | s, d | The COMRD instruction reads comment data from the device specified by s and stores it as ASCII code in the area d. |  | 3 |  | 7.11.7 |
| Detection of character string length | LEN LENP | s, d | The length instruction detects the length of a character string specified in $s$ and stores the result in the device specified by d . |  | 3 |  | 7.11.8 |
| Conversion of BIN 16-/32-bit | STR <br> STRP | s1, s2, d | Adds a decimal point to the BIN 16-bit binary value in the device specified by s2 to the digit specified by s1, converts the data into a character string, and stores it in the area of the devices specified by d. |  | 4 |  | 7.11.9 |
| character string data | DSTR <br> DSTRP |  | Adds a decimal point to the BIN 32-bit binary value in the device specified by s2 to the digit specified by the device s1, converts the data into a character string, and stores it in the area of the devices specified by d . |  |  |  |  |
| Conversion of character string data into BIN 16-/ 32-bit binary data | VAL VALP | s, d1, d2 | Converts the character strings stored in the area s into BIN 16-bit data. The number of digits and the binary value are stored in d1 and d2. |  | 4 |  | 7.11.10 |
|  | DVAL <br> DVALP |  | Converts the character strings stored in s into BIN 32-bit data. The number of digits and the binary value are stored in d1 and d2. |  |  |  |  |
| Conversion of floating point data into character string data | ESTR ESTRP | s1, s2, d | Converts the floating point data in s1 into character string data. The data format of the character string is specified in s2. The result is stored in d . |  | 4 |  | 7.11.11 |
| Conversion of character string data into decimal floating point data | EVAL EVALP | s, d | Converts the character string in s into a decimal floating point number (real number). The result is stored in d. |  | 3 |  | 7.11.12 |
| Conversion of 16-bit data into ASCII code | ASC ASCP | s, n, d | Converts the 16-bit binary data stored from s onwards into the hexadecimal ASCII format and stores the result considering the number of characters specified by $n$ from d onwards. |   | 4 |  | 7.11.13 |


| Category | Instruction | Variables | Meaning | Execution Condition |  | ָ 0 0 $\stackrel{3}{3}$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion of hexadecimal ASCII values into binary values | HEX HEXP | s, n, d | Converts the hexadecimal ASCII characters from s onwards into binary values. The number of characters to be converted is specified by n . The result is stored from d onwards. |  | 4 |  | 7.11.14 |
| Extraction of character string data (right part of character string) | RIGHT RIGHTP | s, n, d | Stores n characters from the right side of the character string (end of character string) in s. The characters are stored in d. |  |  |  |  |
| Extraction of character string data (left part of character string) | LEFT LEFTP | s, n, d | Stores n characters from the left side of the character string (beginning of character string) in s. The characters are stored in d. |  |  |  |  |
| Selecting and moving parts of | MIDR MIDRP | s1, s2, d | Stores a specified part of the character string stored in s. The first character of the part to be stored is specified in s2. |  |  |  |  |
| into a character string | MIDW MIDWP | s1, s2, d | Stores a part of specified length of the character string stored in s1 in the area specified in d. The first address of the storage area in d is specified in s2. |  |  |  |  |
| Search for character strings | INSTR INSTRP | s1, s2, n, d | Searches the character string specified in s1 within the character string data specified by s2. The search begins with the character specified in n . |  | 5 |  | 7.11.17 |
| Insert character strings | STRINS STRINSP | s, n, d | Inserts the character string data specified by (S) to the (n)th character (insert position) from the initial character string data specified by (D). |  | 4 |  | 7.11.18 |
| Delete character strings | STRDEL STRDELP | d n1, n2 | Deletes the ( n 2 ) characters data specified by (d) starting from the device(insert position) specified by n 1 . |  | 4 |  | 7.11.19 |
| Floating point data conversion with BCD representation | EMOD EMODP | s1, s2, d1 | Calculates the BCD format from the floating point number in s1 considering the decimal point shift to the right specified in s 2 . The result is stored in d1. |  | 4 |  | 7.11.20 |
| BCD data conversion with decimal floating point format | EREXP EREXPP | s1, s2, d1 | Calculates the decimal format of the floating point data from the floating point data in BCD format in s1, considering the decimal places specified in s2. The result is stored in d 1 . |  | 3 |  | 7.11.21 |

### 2.5.12 Special function instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ 0 $\stackrel{0}{3}$ $\omega$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sine calculation (Floating point single precision) | SIN SINP | s, d | $\xrightarrow[(d+1, d)]{\operatorname{SIN}(s+1, s)}$ |  | 3 |  | 7.12.1 |
| Cosine calculation (Floating point single precision) | COS COSP | s, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{\mathrm{COS}(\mathrm{~s}+1, \mathrm{~s})}$ | $\frac{\square}{\boxed{4}}$ | 3 |  | 7.12.3 |
| Tangent calculation (Floating point single precision) | TAN <br> TANP | s, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{\mathrm{TAN}(\mathrm{~s}+1, \mathrm{~s})}$ |  | 3 |  | 7.12 .5 |
| Arcus sine calculation (Floating point single precision) | ASIN ASINP | s, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{\mathrm{ASIN}(\mathrm{~s}+1, \mathrm{~s})}$ |  | 3 |  | 7.12.7 |
| Arcus cosine calculation (Floating point single precision) | ACOS | s, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{\mathrm{ACOS}(\mathrm{~s}+1, \mathrm{~s})}$ |  | 3 |  | 7.12 .9 |
| Arcus tangent calculation (Floating point single precision) | ATAN <br> ATANP | s, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{\operatorname{ATAN}(\mathrm{s}+1, \mathrm{~s})}$ |  | 3 |  | 7.12.11 |
| Sine calculation (Floating point double precision) | SIND <br> SINDP | s, d | $\xrightarrow[(d+3, d+2, d+1, d)]{\mathrm{SIN}(\mathrm{~s}+3, \mathrm{~s}+2, \mathrm{~s}+1, \mathrm{~s})}$ |  | 3 |  | 7.12.2 |
| Cosine calculation (Floating point double precision) | COSD | s, d | $\xrightarrow[(d+3, d+2, d+1, d)]{\operatorname{COS}(s+3, s+2, s+1, s)}$ |  | 3 |  | 7.12.4 |
| Tangent calculation (Floating point double precision) | TAND <br> TANDP | s, d | $\xrightarrow[(d+3, d+2, d+1, d)]{\operatorname{TAN}(s+3, s+2, s+1, s)}$ |  | 3 |  | 7.12.6 |
| Arcus sine calculation (Floating point double precision) | ASIND <br> ASINDP | s, d | $\xrightarrow[(d+3, d+2, d+1, d)]{\operatorname{ASIN}(s+3, s+2, s+1, s)}$ |  | 3 |  | 7.12.8 |
| Arcus cosine calculation (Floating point double precision) | ACOSD ACOSDP | s, d | $\xrightarrow[(d+3, d+2, d+1, d)]{\operatorname{ACOS}(s+3, s+2, s+1, s)}$ |  | 3 |  | 7.12.10 |


| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Arcus tangent calculation (Floating point double precision) | ATAND ATANDP | s, d | $\xrightarrow[(d+3, d+2, d+1, d)]{\operatorname{ATAN}(s+3, s+2, s+1, s)}$ |  | 3 |  | 7.12.12 |
| Conversion from degrees into radian | RAD RADP | s, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{(\mathrm{s}+1, \mathrm{~s})}$ <br> Conversion from degrees into radian |  | 3 |  | 7.12.13 |
|  | RADD RADDP | s, d | $\begin{aligned} & (\mathrm{s}+3, \mathrm{~s}+2, \mathrm{~s}+1, \mathrm{~s}) \\ & (\mathrm{d}+3, d+2, d+1, d) \end{aligned}$ Conversion from degrees into radian |  | 3 |  | 7.12.14 |
| Conversion from radian into degree | DEG DEGP | s, d | $(\mathrm{s}+1, \mathrm{~s}) \longrightarrow(\mathrm{d}+1, \mathrm{~d})$ Conversion from radian into degree |  | 3 |  | 7.12.15 |
|  | DEGD DEGDP | s, d | $\begin{aligned} & \underset{(d+3}{(s+3,}, d+2, d+1, s) \\ & \hline \end{aligned}$ Conversion from radian into degree |  | 3 |  | 7.12.16 |
| Exponentiation | POW POWP | s1, s2, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{(\mathrm{s} 1+1, \mathrm{~s} 1)^{(\mathrm{s} 2+1, \mathrm{~s} 2)}}$ |  | 4 |  | 7.12.17 |
|  | POWD POWDP | s1, s2, d | $\begin{aligned} & (s 1+3, s 1+2, s 1+1, \\ & s 1)^{(s 2+3, s 2+2, s 2+1, s 2)} \\ & \xrightarrow[(d+3]{\longrightarrow} \\ & d+2, d+1, d) \end{aligned}$ |  | 4 |  | 7.12.18 |
| Square root calculation | SQR SQRP | s, d | $\xrightarrow[(\mathrm{d}+1, \mathrm{~d})]{\sqrt{(\mathrm{s}+1, \mathrm{~s})}}$ |  | 3 |  | 7.12.19 |
|  | SQRD SQRDP | s, d | $\begin{aligned} & \xrightarrow[(d+3]{(s+3, s+2, s+1, s)} \\ & \sqrt{(2,2, d+1, d)} \end{aligned}$ |  | 3 |  | 7.12.20 |
| Floating point value as exponent of e | EXP EXPP | s, d | $\mathrm{e}^{(s+1, s)} \longrightarrow(\mathrm{d}+1, \mathrm{~d})$ |  | 3 |  | 7.12.21 |
|  | EXPD | s, d | $\begin{aligned} & \xrightarrow\left[(d+3]{e^{(s+3, s+2, s+1, s)}} d+2, d+1, d\right) \end{aligned}$ |  | 3 |  | 7.12.22 |




### 2.5.13 Data control instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Upper and lower limit controls for BIN 16-/32-bit data | LIMIT <br> LIMITP | s1, s2, s3, d | If (s3)<(s1) the data value in s 1 is stored in d . If $(s 1) \leq(s 3) \leq(s 2)$ the data value in s 3 is stored in d . <br> If (s2)<(s3) the data value in s 2 is stored in d . |  | 5 |  |  |
|  | DLIMIT | s1, s2, s3, d | $\begin{aligned} & \text { If } \\ & ((s 3)+1, s 3)<((s 1)+1, s 1) \\ & \text { the data value in } \\ & ((s 1)+1, s 1) \text { is } \\ & s t o r e d \text { in }(d+1, d) . \\ & \text { If }((s 1)+1, s 1) \leq \\ & ((s 3)+1, s 3)<((s 2)+1, s 2) \\ & \text { the data value in } \\ & ((s 3)+1, s 3) \text { is } \\ & \text { stored in }(d+1, d) . \\ & \text { If }((s 2)+1, s 2)< \\ & ((s 3)+1, s 3)<((s 2)+1, s 2) \\ & \text { the data value in } \\ & ((s 2)+1, s 2) \text { is } \\ & \text { stored in }(d+1, d) . \end{aligned}$ |  |  |  | 7.13.1 |
| Dead band controls for BIN 16-/32-bit data | BAND <br> BANDP | s1, s2, s3, d | $\begin{aligned} & \text { If }(\mathrm{s} 1) \leq(\mathrm{s} 3) \leq(\mathrm{s} 2) \\ & 0 \rightarrow(\mathrm{~d}) \\ & \text { If }(\mathrm{s} 3)<(\mathrm{s} 1) \\ & (\mathrm{s} 3)-(\mathrm{s} 1) \rightarrow(\mathrm{d}) \\ & \text { If }(\mathrm{s} 2)<(\mathrm{s} 3) \\ & (\mathrm{s} 3)-(\mathrm{s} 2) \rightarrow(\mathrm{d}) \end{aligned}$ |  |  |  |  |
|  | DBAND | s1, s2, s3, d | $\begin{aligned} & \text { If } \\ & ((\mathrm{s} 1)+1, \mathrm{~s} 1) \leq((\mathrm{s} 3)+1, \mathrm{~s} 3) \\ & \leq((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & 0 \rightarrow(\mathrm{~d}+1, \mathrm{~d}) \\ & \text { If } \\ & ((\mathrm{s} 3)+1, \mathrm{~s} 3)<(\mathrm{s} 1+1, \mathrm{~s} 1) \\ & ((\mathrm{s} 3)+1, \mathrm{~s} 3)-((\mathrm{s} 1)+1, \mathrm{~s} 1) \\ & \rightarrow(\mathrm{d}+1, \mathrm{~d}) \\ & \text { If } \\ & ((\mathrm{s} 2)+1, \mathrm{~s} 2)<((\mathrm{s} 3)+1, \mathrm{~s} 3) \\ & ((\mathrm{s} 3)+1, \mathrm{~s} 3)-((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & \rightarrow(\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |   | 5 |  | 7.13.2 |
| Zone control for BIN 16-/32-bit data | ZONE | s1, s2, s3, d | $\begin{aligned} & \text { If s3 }=0: \\ & 0 \rightarrow(d) \\ & \text { If s3>0: } \\ & s 3+s 2 \rightarrow(d) \\ & \text { If s3 }<0: \\ & s 3-s 1 \rightarrow(d) \end{aligned}$ |  | 5 |  |  |
|  | DZONE DZONEP | s1, s2, s3, d | $\begin{aligned} & \text { If }((\mathrm{s} 3)+1, \mathrm{~s} 3)=0 \\ & 0 \rightarrow(\mathrm{~d}+1, \mathrm{~d}) \\ & \text { If }((\mathrm{s} 3)+1, \mathrm{~s} 3)>0 \\ & ((\mathrm{~s} 3)+1, \mathrm{~s} 3)+(\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & \rightarrow(\mathrm{d}+1, \mathrm{~d}) \\ & \text { If }((\mathrm{s} 3)+1, \mathrm{~s} 3)<0 \\ & ((\mathrm{~s} 3)+1, \mathrm{~s} 3)+((\mathrm{s} 1)+1, \mathrm{~s} 1) \\ & \rightarrow(\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |   |  |  | 7.13.3 |

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Category \& Instruction \& Variables \& Meaning \& Execution Condition \&  \& す
0
0
$\stackrel{3}{5}$ \& Reference Section <br>
\hline \multirow[t]{2}{*}{Point-by point coordinate data} \& SCL

SCLP \& s1, s2, d \& Executes scaling for the scaling conversion data (16-bit data units) specified by ( $s 2$ ) with the input value specified by (s1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (s2) and up. \&  \& 4 \& \& \multirow[t]{2}{*}{7.13 .4} <br>
\hline \& DSCL

DSCLP \& s1, s2, d \& Executes scaling for the scaling conversion data (32-bit data units) specified by (s2) with the input value specified by ( s 1 ), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (s2) and up. \&  \& 4 \& \& <br>
\hline \multirow{2}{*}{X or Y coordinate data} \& SCL2

SCL2P \& s1, s2, d \& Executes scaling for the scaling conversion data (16-bit data units) specified by (s2) with the input value specified by (s1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (s2) and up. \&  \& 4 \& \& \multirow{2}{*}{7.13 .5} <br>
\hline \& DSCL2

DSCL2P \& s1, s2, d \& Executes scaling for the scaling conversion data (32-bit data units) specified by (s2) with the input value specified by (s1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (s2) and up. \&  \& 4 \& \& <br>
\hline
\end{tabular}

### 2.5.14 File register switching instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch instruction for file register blocks | RSET RSETP | S | The RSET instruction switches from a file register block being in use by a program to a file register block with the number specified by s. |  | 2 |  | 7.14.1 |
| Switch instruction for file register files | QDRSET QDRSETP | S | The QDRSET instruction switches from a file register file being in use by a program to a file register file specified by s. |  | $2+n$ ① |  | 7.14.2 |
| Switch instruction for comment files | QCDSET QCDSETP | S | The QCDSET instruction switches from a comment file being in use by a program to a comment file specified by s. |  | $\underset{\text { (1) }}{2+n}$ |  | 7.14.3 |

(1) $\mathrm{n}=$ (number of program name characters) $/ 2=$ Number of additional steps (Decimal fractions are rounded up)

### 2.5.15 Clock instructions




### 2.5.16 Expansion clock instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  | む 0 0 ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading clock data of expansion block | S.DATERD SP.DATERD | d |  |  | 6 |  | 7.16.1 |
| Adding clock data of expansion block | S.DATE+ SP.DATE+ | s1, s2, d |  |  | 8 |  | 7.16.2 |
| Subtracting clock data of expansion block | S.DATE- SP.DATE- | s1, s2, d | (s1) <br> Hour <br> Minute <br> Sec. <br> - <br> $1 / 1000$ <br> sec. <br> (s2) <br> (d) |  | 8 |  | 7.16 .3 |

### 2.5.17 Program instructions


(1) $\mathrm{n}=$ (number of program name characters)/2 $=$ Number of additional steps (Decimal fractions are rounded up)

### 2.5.18 Other instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset watchdog timer | WDT WDTP |  | The WDT instruction resets the watchdog timer (WDT) during execution of a sequence program. |  | 1 |  | 7.18.1 |
| Presetnumber of execution scans | DUTY | n1, n2, d |  |  | 4 |  | 7.18.2 |
| Time check | TIMCHK | s1, s2, d | Turns ON device specified by (d) if measured ON time of input condition is longer than preset time continuously. |  | 4 |  | 7.18.3 |
| Direct read of one byte | ZRRDB ZRRDBP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 |  | 7.18.4 |
| Direct write of one byte | ZRWRB ZRWRBP | n , s | (s) $\qquad$1 Lower 8 bits <br>  Higher 8 bits <br>  Lower 8 bits <br>  Higher 8 bits |  | 3 |  | 7.18 .5 |
| Storing of an indirect adress | ADRSET ADRSETP | s, d | Stores the indirect adress of the device designated by $s$ at $d$ and $\mathrm{d}+1$. <br> This adress is used when a indirect device read is performed. |  | 3 |  | 7.18 .6 |
| Numerical key input from keyboard | KEY | s, n, d1, d2 | The KEY instruction supports the key input of 8 ASCII characters at the inputs specified by s (X). The values entered at the inputs are encoded in hexadecimal format and stored in the devices specified by d1. | $\square$ | 5 |  | 7.18.7 |
| Batch save of index register contents | ZPUSH ZPUSHP | d | The ZPUSH instruction saves the contents of the index registers Z0 through Z15 in d. |  | 2 |  | 7.18.8 |
| Batch recovery of index register contents | ZPOP ZPOPP | d | The ZPOP instruction recovers the contents of the index registers Z0 through Z15 in d. |  | 2 |  | 7.18.8 |


| Category | Instruction | Variables | Meaning | Execution Condition |  | す 0 0 $\cdots$ $\overline{3}$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading module information | UNIRD | $\mathrm{n} 1, \mathrm{~d}, \mathrm{n} 2$ | Reads the module information stored in the area starting from the I/O No. designated by n1 and stores it in the area starting from the device designated by d. The number of points is designated by n 2 . |  | 4 |  | 7.18 .9 |
|  | UNIRDP |  |  | $4$ |  |  |  |
| Reading module model name | TYPERD | $\mathrm{n}, \mathrm{d}$ | This instruction reads the module information stored in the area starting from the I/O number specified by " n ", and stores it in the area starting from the device specified by (D). |  | 3 |  | 7.18.10 |
|  | TYPERDP |  |  |  |  |  |  |
| Trace set/ reset | TRACE |  | Stores trace data set at a peripheral device to trace file in IC memory card by the designated number when SM800, SM801, and SM802 turns ON. |  | 1 |  | 7.18.11 |
|  | TRACER |  | Resets the data set by the TRACE instruction |  | 1 |  |  |
| Writing data to a designated file | SP.FWRITE | u0, s0, d0, s1, s2, d1 | Writes data to a designated file |  | 11 |  | 7.18.12 |
| Reading data from a designated file | SP.FREAD | u0, s0, d0, s1, d1, d2 | Reads data from a designated file |  | 11 |  | 7.18.13 |
| Writing data to standard ROM | S.DEVST | $\mathrm{n} 1, \mathrm{~s}, \mathrm{n} 2, \mathrm{~d}$ | Writes data to the device data storage file in the standard ROM. |  | 9 |  | 7.18.14 |
| Reading data from standard ROM | S.DEVLD | $\mathrm{n} 1, \mathrm{~d}, \mathrm{n} 2$ | Reads data from the device data storage file in the standard ROM. |  | 8 |  | 7.18.15 |
|  | SP.DEVLD |  |  |  |  |  |  |
| Loading program from memory | PLOADP | s, d | Transfers the program stored in a memory card or standard memory card (other than drive 0 ) to drive 0 and places the program in standby status. |  | 3 |  | 7.18.16 |
| Unloading program from program memory | PUNLOADP | s, d | Deletes the standby program stored in standard memory (drive 0) | 4 | 3 |  | 7.18.17 |


| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ 0 ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load and unload | PSWAPP | s1, s2, d | Deletes standby program stored in standard memory (drive 0) designated by s1.Then the program (s2) stored in a memory card or standard memory (other than drive 0 ) is transfered to drive 0 and placed in standby status. |  | 4 |  | 7.18.18 |
| Highspeed block transfer of file register | RBMOV <br> RBMOVP | $s, d, n$ $s, d, n$ |  |  | 4 |  | 7.18.19 |
| User message | UMSG | S | Displays the specified character strings on the display unit as a user message. |  | 2 |  | 7.18.20 |

### 2.6 Data link instructions

### 2.6.1 Instructions for network refresh

| Category | Instruction | Variables | Meaning | Execution Condition |  | W <br> ¢ <br> ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Link instruction: Network refresh | S.ZCOM | Jn | Refreshes the designated network. |  | 5 |  |  |
|  | SP.ZCOM |  |  |  |  |  |  |
|  | S.ZCOM | Un |  |  |  |  |  |
|  | SP.ZCOM |  |  | 4 |  |  |  |

### 2.6.2 Read/write routing information

| Category | Instruction | Variables | Meaning | Execution Condition |  | W ¢ ¢ $\vdots$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read/Write routing information | S.RTREAD | $\mathrm{n}, \mathrm{d}$ | Reads data set at routing parameters. |  | 7 |  | 8.3.1 |
|  | SP.RTREAD |  |  |  |  |  |  |
|  | S.RTWRITE | $\mathrm{n}, \mathrm{s}$ | Writes routing data to the area designated by routing parameters. |  | 8 |  | 8.3.2 |
|  | SP.RTWRITE |  |  |  |  |  |  |

### 2.7 Multiple CPU dedicated instruction

### 2.7.1 Instructions for writing to the CPU shared memory of host CPU

| Category | Instruction | Variables | Meaning | Execution Condition |  | せ ¢ ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write to CPU shared memory | S.TO | $\mathrm{n} 1, \mathrm{n} 2, \mathrm{n} 3, \mathrm{n} 4, \mathrm{~d}$ | Writes device data of the host station to the host CPU shared memory. | $\square$ | 5 |  | 9.1.1 |
|  | SP.TO |  |  |  |  |  |  |
|  | TO | n1, n2, s, n3 | Writes device data of the host station to the host CPU shared memory. |  | 5 |  | 9.1.2 |
|  | TOP |  |  |  |  |  |  |
|  | DTO |  | Writes device data of the host station to the host CPU shared memory in 32-bit units |  | 5 |  |  |
|  | DTOP |  |  |  |  |  |  |

### 2.7.2 Instructions for reading from the CPU shared memory of another CPU

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ 0 0 $\stackrel{3}{5}$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read from the shared memory of another CPU | FROM | n1, n2, d, n3 | Reads data from the shared memory of another CPU and stores the data in the device memory of the CPU performing the FROM instruction. |  | 5 |  | 9.2.1 |
|  | FROMP |  |  |  |  |  |  |
|  | DFRO |  | Reads data from the shared memory of another CPU in 32-bit units and stores the data in the host station. |  | 5 |  |  |
|  | DFROP |  |  |  |  |  |  |

### 2.7.3 Multiple CPU high-speed transmission dedicated instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Writing devices to another CPU | D.DDWR DP.DDWR |  | In multiple CPU system, data stored in a device specified by host CPU (s2) or later is stored by the number of write points specified by (d2+1) into a device specified by another CPU ( $n$ ) (d1) or later. |  | 10 |  | 10.2.1 |
| Reading devices from another CPU | D.DDRD DP.DDRD |  | In multiple CPU system, data stored in a device specified by another CPU (d1) or later is stored by the number of read points specified by ( $\mathrm{s} 1+1$ ) into a device specified by host CPU (s2) or later. |  | 10 |  | 10.2.2 |

### 2.8 System switching instruction for a redundant system

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System switching | SP.CONTSW | s, d | Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction. |  | 8 |  | 11.1.1 |

### 2.9 Instructions for special function modules

### 2.9.1 Instructions for serial communication modules

| Category | Instruction | Variables | Meaning | Execution Condition |  | せ 0 0 $\stackrel{0}{5}$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading of data from a serial communication module | BUFRCVS | Un, n1, d1 | Reading of received data from a serial communication module QJ71C24 to the PLC CPU in an interrupt program. |  |  |  | 12.1.1 |
| Reading of user registered frames | GETE GETEP | Un, s1, s2, d | User registered frames are read from a serial communication module |  |  |  | 12.1.2 |
| Registration or deletion of user frames | PUTE PUTEP | Un, s1, s2, d | User frames are registered to or deleted from a serial communication module |  |  |  | 12.1.3 |
| Transmission of data | PRR <br> PRRP | Un, s, d | Sending of data via the serial communication module using user frames |  |  |  | 12.1.4 |

### 2.9.2 Instructions for PROFIBUS/DP interface modules

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ ¢ ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading of data | BBLKRD | Un, n1, n2, d | Data is read from the buffer memory of a PROFIBUS/DP interface module and stored in the PLC CPU |  |  |  | 12.2.1 |
|  | BBLKRDP |  |  |  |  |  |  |
| Writing of data | BBLKWR | Un, n1, n2, s | Data stored in the PLC CPU is written to the buffer memory of a PROFIBUS/DP interface module |  |  |  | 12.2.2 |
|  | BBLKWR |  |  |  |  |  |  |

### 2.9.3 Instructions for ETHERNET interface modules

| Category | Instruction | Variables | Meaning | Execution Condition |  | ٓ ¢ ¢ ¢ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading from fixed buffer | BUFRCV | Un, s1, s2, d1, d2 | Data received during fixed buffer communication is read from the ETHERNET interface module | $4$ |  |  | 12.3.1 |
|  | BUFRCVS | Un, s1, d1 |  |  |  |  | 12.3.2 |
| Writing to fixed buffer | BUFSND | Un, s1, s2, s3, d1 | Data stored in the PLC CPU is moved to a fixed buffer of an ETHERNET interface module |  |  |  | 12.3.3 |
| Open connection | OPEN | Un, s1, s2, d1 | Open processing for a connection | $\uparrow$ |  |  | 12.3.4 |
| Close connection | CLOSE | Un, s1, s2, d1 | Close processing for a connection | 4 |  |  | 12.3.5 |
| Error clear | ERRCLR | Un, s1, d1 | Error codes stored in the buffer memory of the ETHERNET interface module are cleared and the "ERR." LED is switched off. |  |  |  | 12.3.6 |
| Reading of an error code | ERRRD | Un, s1, d1 | Error codes stored in the buffer memory of the ETHERNET interface module are read to the PLC CPU |  |  |  | 12.3.7 |
| Re-initialization | UINI | Un, s1, d1 | Re-initial processing of an ETHERNET interface module |  |  |  | 12.3.8 |

### 2.9.4 Instruction for MELSECNET/H

| Category | Instruction | Variables | Meaning | Execution Condition |  | ¢ 0 $\stackrel{0}{3}$ $\stackrel{y}{*}$ | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pairing setting | PAIRSET | Jn, s1 | Setting of stations for duplex network |  |  |  | 12.4.1 |

### 2.9.5 Instructions for CC-Link

| Category | Instruction | Variables | Meaning | Execution Condition |  | Reference Section |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter setting | RLPASET | Un, s1 to s5, d1 | Transfer of the parameter settings to the master station of CC-Link | $\square$ |  | 12.5.1 |
|  | RLPASET_P |  |  |  |  |  |
| Reading from the buffer memory or from the device memory of a CPU | RIRD | Un, s, d1, d2 | Data is read from the buffer memory of another stations CC-Link module or from the device memory of that stations PLC CPU |  | 8 | 12.5.2 |
|  | RIRD_P |  |  |  |  |  |
| Writing to the buffer memory or to the device memory of a CPU | RIWT | Un, s, d1, d2 | Data is written to the buffer memory of another stations CC-Link module or to the device memory of that stations PLC CPU |  | 8 | 12.5.3 |
|  | RIWT_P |  |  |  |  |  |
| Reading from an intelligent device station | RIRCV | Un, s1, s2, d1, d2 | Data is read with handshake from the buffer memory of an intelligent device station connected to CC-Link |  | 10 | 12.5.4 |
|  | RIRCV_P |  |  |  |  |  |
| Writing to an intelligent device station | RISEND | Un, s1, s2, d1, d2 | Data is written with handshake to the buffer memory of an intelligent device station connected to CCLink |  | 10 | 12.5.5 |
|  | RISEND_P |  |  |  |  |  |
| Writing to automatic updating buffer memory | RITO | Un, n1, n2, n3, d | Data is moved from the device memory of the PLC CPU to the automatic updating buffer memory of the master station. This data is then transferred to another station connected to CC-Link. | L | 9 | 12.5.6 |
|  | RITO_P |  |  |  |  |  |
| Reading from automatic updating buffer memory | RIFR | Un, n1, n2, n3, d | Data transmitted from another station to the automatic updating buffer memory of the master station is moved to the device memory of the PLC CPU. | - | 9 | 12.5.7 |
|  | RIFR_P |  |  |  |  |  |

## 3 Configuration of Instructions

### 3.1 The structure of an instruction

Most of the instructions consist of an instruction part and a device part. Other instructions do not require a device part and thus only consist of the instruction part.
$\left.\begin{array}{|cc|}\hline \text { PLUS } & \underbrace{\text { Ind }} \begin{array}{c}\text { Intruction } \\ \text { part }\end{array}\end{array} \begin{array}{c}\text { Device } \\ \text { part }\end{array}\right]$

## Instruction part

The instruction part describes the functions of the instruction.

$$
\text { PLUS } \hat{=} \text { Addition }
$$

## Device part

The device part describes the constants or variables to be specified. The device part can comprise three items: the source of data (s), the destination of data (d), and the number (n).

### 3.1.1 Source of data (s)

- The data source designates the devices to be processed by the instruction.

For 16-bit instructions the notation of the data source is $s$.
For 32-bit instructions its notation is $s+1$ and $s$.

- Within the data source constants or variables can be specified.


## Constants

Constants specify a constant numerical value to be processed by the instruction. This value is constantly set by the user written program and cannot be altered during program execution. It is recommended to index qualify each variable to be used as constant.

## Variables

Variables specify a device storing data to be processed by the instruction (also refer to section 3.4 "Programming of variables").

Before an instruction is executed, the data must be stored in the device. The data stored in variables can be altered during program execution.

### 3.1.2 Destination of data (d)

- The data destination designates the devices to store the data after being processed by the instruction.
For 16 -bit instructions the notation of the data destination is d .
For 32-bit instructions its notation is $d+1$ and d. However, some instructions with 2 devices require a value to be processed stored in the data destination d before the instruction is executed. In this case, the result of the operation will be stored in the same device as well.
Example: The addition instruction for BIN 16-bit data.
Here, d first stores data for the operation and then the operation result:

- A device for the storage of data has always to be set as data destination.


### 3.1.3 $\quad$ Number ( n )

- The number $n$ specifies how many devices are to be used or how often an instruction is to be executed.

Example: The BMOV instruction for block data transfer:


- The value $n$ may range from 0 to 32767 . If $n$ is specified 0 , the instruction will not be executed.


### 3.2 Notation of instructions

From the notation certain characteristics of the instructions can be derived.

### 3.2.1 16/32-bit and pulse

| SORT | 16 -bit processing |
| :--- | :--- |
| SORTP | 16 -bit processing with pulse |
| DSORT | 32 -bit processing |
| $\underline{\underline{D}}$ SORTP | $=32$-bit processing with pulse |

### 3.2.2 MELSEC and IEC

The GX IEC Developer includes several editors for the instructions:


Within these editors the instructions are represented in different notations.


For the selection of an instruction in the GX IEC Developer this dialog box will appear.
Depending on the selected library different instructions can be chosen:

ALL: MELSEC and IEC instructions
Project: Functions and Function Blocks created by the user

Manufacturer: MELSEC instructions
Standard: IEC instructions


For example, this dialog box will appear when the the manufacturer library is selected. This listing contains the "adapted" MELSEC instructions.

The functions of the "pure" and "adapted" instructions are identical. Only their notation differs.

## Legend of the extensions within the IEC editor:

| Extension in IEC Editor | Meaning |
| :---: | :--- |
| _M | MELSEC instruction |
| _P_M | Pulse execution of an instruction |
| _MD | Dedicated MELSEC instruction <br> (also refer to section 3.3 "Programming of dedicated instructions") |
| _P_MD | Pulse execution of a dedicated instruction |
| _K_MD | Use of a constant in a dedicated instruction |
| _K_P_MD | Use of a constant and pulse execution in a dedicated instruction. |
| _S_MD | Dedicated MELSEC instruction for CPUs of MELSEC System Q |
| _P_S_MD | Pulse execution of a dedicated MELSEC instruction for CPUs of MELSEC <br> System Q |

### 3.2.3 Further characteristics of the instruction notation

The table below contains the symbols that represent several functions within the MELSEC editor. The column on the right shows the according instruction names within the IEC editor.

Example: MELSEC editor IEC editor
LD\$> LD_STRING_GT_M

| MELSEC Editor | IEC Editor |
| :---: | :---: |
| $\$$ | STRING |
| $=$ | EQ |
| $<>$ | NE |
| $<=$ | LE |
| $<$ | LT |
| $>=$ | GE |
| $>$ | GT |
| + | PLUS |
| - | MINUS |
| $x$ | MULTI |
| $/$ | DIVID |

### 3.2.4 Specification of the notation

The chapters 5 through 12 that give a detailed description of the instructions contain illustrations of both editors, i.e. both notations. The header line contains the "pure" MELSEC instruction as it occurs in the MELSEC instruction list.

NOTE The tabular overview at the beginning of each instruction category always represents both notations.

### 3.3 Programming of dedicated instructions

The dedicated instructions are customised instructions that do not only differ in notation from the pure MELSEC instructions. They also require a particular programming technique for the different CPUs.
In the MELSEC editor the FLOAT_MD instruction has to be programmed in combination with the LEDA, LEDC, LEDR instructions. In the IEC editors the dedicated instructions can be programmed as usual.
Example: Programming of the FLOAT_MD instruction (common execution 16-bit)


Example: Programming of the FLOAT_P_MD instruction (pulse execution 16-bit, use of a constant in device s)


Refer to the following manuals for further information on the programming of dedicated instructions:

- GX IEC Developer Reference Manual
- Programming Manual (Dedicated Instructions)


### 3.4 Programming of variables

### 3.4.1 Programming with the GX IEC Developer

The majority of instructions besides the instruction part also require a device part with specified variables. These variables contain the values for the execution of the instruction.

According to the selected editor in the GX IEC Developer a different method of programming of the variables is required.

In the MELSEC editor:
The data registers D100 and D10 can be assigned directly to the variable designation D100 and D10.
The connected PLC automatically detects that the following devices are designated:
D100 = D100 and D101
D10 = D10, D11, D12, D13
In the IEC editor:
In the IEC editor direct devices can only be entered, if actually only this device is to be designated.

Example: AND D10
Before a DWSUMP_M instruction can be processed, the variables have to be defined in the header of the program organisation unit (POU).

Example: Header of the IEC IL


Example: DWSUMP

| DWSUMP | $\begin{gathered} \text { var_D100, } \\ \text { s } \\ \uparrow \\ 32 \text {-bit } \end{gathered}$ | $\begin{gathered} 4, \\ \mathrm{n} \\ \uparrow \\ \text { 16-bit } \end{gathered}$ <br> or constant | $\begin{gathered} \text { var_D10 }_{\text {d }} \\ \uparrow \\ \text { array } \end{gathered}$ |
| :---: | :---: | :---: | :---: |

The variable var_D100 is of type DINT (32-bit). The variable var_D10 is of type ARRAY. The array contains four 16-bit registers of type INT (also refer to section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer").

## Specification of the notation

The designation var_D100 or var_D10 in the screenshots indicate that not direct devices are designated but identifiers. In these cases the variable definition is compulsory! If an instruction can only be programmed over a variable definition this is explicitely noted.

NOTE As identifier any name can be entered (e.g. Motor1, Indicator). The names var_D100 or var_D10 were selected here for a clear comparison to the programming in the MELSEC editor.

The table of variables at the beginning of any instruction gives an overview of the data types of the devices for each instruction (the example shows the DWSUM instruction in section 7.5.14).

Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :---: | :---: |
|  |  | MELSEC | IEC |
| s | First number of device storing data to be added. | BIN 32-bit | ANY32 |
| d | First number of device storing result. | BIN 64-bit | Array [1..4] of <br> ANY16 |
| $n$ | Number of data blocks to be added. | BIN 16-bit | ANY16 |

## In GX Works2

The data registers D100 and D10 can be assigned directly to the variable designation D100 and D10.

The connected PLC automatically detects that the following devices are designated:
D100 = D100 and D101
D10 = D10, D11, D12, D13


### 3.5 Data types

The data type determines the number and processing of bits as well as the value range of the variables.

The following data types exist:

| Data Type |  | Value Range | Number of bits |
| :---: | :---: | :---: | :---: |
| BOOL | Boolean | 0 (FALSE), 1 (TRUE) | 1 bit |
| INT | INTEGER | -32768 through 32767 | 16 bits |
| DINT | Double INTEGER | -2147483648 through 2147483647 | 32 bits |
| WORD | Bit string 16 | 0 through 65535 | 16 bits |
| DWORD | Bit string 32 | 0 through 4294967295 | 32 bits |
| REAL | Floating point number | Single precision: $-2^{128}<\text { Value } \leq-2^{-126}, 0,2^{-126} \leq \text { Value }<2^{128}$ | 32 bits |
|  |  | Double precision: $-2^{1024}<\text { Value } \leq-2^{-1022}, 0,2^{-1022} \leq \text { Value }<2^{1024}$ | 64 bits |
| TIME | Time value | T\#-24d-0h31m23s648.00ms through <br> T\#24d20h31m23s647.00ms | 32 bits |
| STRING | Character string | max. 50 characters |  |

## Hierarchy of data types ANY



Hierarchy of data types ANY16 and ANY32


| Data type | Meaning |
| :---: | :---: |
| ANY | Any data type |
| ANY_SIMPLE | Simple data type |
| ANY_NUM | Numeric data type |
| ANY_REAL | Floating point number |
| ANY_INT | Integer data type |
| ANY_BIT | Bit processing data type |
| ANY_16 | Any 16-bit data type |
| ANY_32 | Any 32-bit data type |
| TIME | Time |
| STRING | Character string |
| REAL | Floating point number |
| INT | Integer value |
| DINT | Double integer value |
| BOOL | Boolean value |
| WORD | Word (16 bits) |
| DWORD | Double word (32 bits) |
| ARRAY | Array |

### 3.5.1 Processing of data

## Processing of bit data

A bit device ( $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{K}, \mathrm{S}, \mathrm{B}$ or F ) can obtain two states ( $\mathrm{ON}=1$ or $\mathrm{OFF}=0$ ). Its status therefore can be represented by one bit (1 or 0 ). Bit processing is always performed, if a specified bit device is addressed by the program. For the processing of 16 -bit or 32 -bit instructions several bit devices are grouped in blocks of 16 or 32 device numbers (i.e. 16 or 32 addresses).

- Usage of bit devices

A bit device (e.g. inputs, outputs, relays) consists of one bit.


- Usage of word devices

The CPUs of the MELSEC System $Q$ and $L$ series support the addressing of each single bit in a word device.


The bits have to be addressed in hexadecimal format. For example, the bit 5 (b5) in D0 is addressed D0.5. Bit 10 in DO is addressed DO.A.
Single bits of timers, counters, and retentive timers can not be addressed.


- Usage of bit blocks

Single bits can be grouped in blocks of four and thus process word data. The detailed description is given in the following sections, "Processing of word data ( $16 / 32$ bits)".

## Processing of word data (16 bits)

- Usage of bit devices

Bit devices are capable of processing word data provided that the number of bit devices (addresses) is determined. Up to 16 bits can be processed in blocks of 4 bits each. The length of each block (i.e. the digit designation) is determined by K 1 to K 4 .

K1X0 4 addresses from X0 through X3
K2X0 8 addresses from X0 through X7
K3X0 12 addresses from X0 through XB
K4X0 16 addresses from X0 through XF


- Designation of bit blocks for s

The table below shows the range of values processed as source data for the digit designation of source data (s)

| Digit Designation | 16-bit instruction |
| :--- | :--- |
| K1 (4 digits) | 0 to 15 |
| K2 (8 digits) | 0 to 255 |
| K3 (12 digits) | 0 to 4095 |
| K4 (16 digits) | -32768 to 32767 |

The bit addresses not used are set to 0 .


NOTE
For the block by block addressing of bit devices the number of the first bit device (initial device number) can be designated at any random value.

Block by block addressing cannot be made for the direct access I/Os (DX, DY).

- Designation of bit blocks for d

The digit designation for the destination data (d) determines the address range the data is to be written to. The bit addresses exceeding the determined address range remain ignored.

| Ladder Diagram | Processing |
| :---: | :---: |
| Numeric values as source data (s) |  |
|  |  |
| Data destination (d) |  |
| Word device as source data (s) |  |
|  |  |
| Data destination (d) | K2M100 |

- Usage of word devices

Word devices are determined by an address. This address comprises 16 bits.


## Processing of double word data ( 32 bits)

- Usage of bit devices

Bit devices are capable of processing word data provided that the number of bit devices (addresses) is determined. Up to 32 bits can be processed in blocks of 4 bits each. The length of each block (i.e. the digit designation) is determined by K 1 to K 8 .

K1X0 4 addresses from X0 through X3
K2X0 8 addresses from X0 through X7
K3X0 12 addresses from X0 through XB
K4X0 16 addresses from X0 through XF
K5X0 20 addresses from X0 through X13
K6X0 24 addresses from X0 through X17
K7X0 28 addresses from X0 through X1B
K8X0 32 addresses from X0 through X1F


- Designation of bit blocks for s

For a specification of the digit designation the range of the values processed as source data is listed in the table below:

| Digit Designation | 32-bit Instruction |
| :--- | :--- |
| K1 (4 digits) | 0 to 15 |
| K2 (8 digits) | 0 to 255 |
| K3 (12 digits) | 0 to 4095 |
| K4 (16 digits) | -32768 to 32767 |
| K5 (20 digits) | 0 to 1048575 |
| K6 (24 digits) | 0 to 16777215 |
| K7 (28 digits) | 0 to 268435455 |
| K8 (32 digits) | -2147483648 to 2147483647 |

The bit addresses not used are set to 0 .


NOTE
For the block by block addressing of bit devices the number of the first bit device (initial device number) can be designated at any random value.

Block by block addressing cannot be made for the direct access I/Os (DX, DY).

- Designation of bit blocks for d

The digit designation for the destination data (d) determines the address range the data is to be written to. The bit addresses exceeding the determined address range remain ignored.


- Usage of word devices

Double word devices comprise two 16-bit devices.
According to the programming software and selected editor double word devices are programmed differently.

- In the MELSEC editor of the GX IEC Developer

- In the IEC editor of the GX IEC Developer

Before a 32-bit device can be programmed in the IEC editor of the GX IEC Developer, the variables have to be defined in the header of the program organisation unit (POU). The data types DWORD and DINT are of the 32-bit type.


- In the editor of the GX Works2



## Processing of data of the data type REAL

Data of the REAL type are floating-point numbers. Whether instructions processing floatingpoint numbers should be performed with single precision (32-bit) or double precision (64-bit) can be set in the PLC parameters. Only word devices are capable of storing floating-point numbers.

- Single precision floating-point data

Instructions which deal with single precision floating-point data designate devices which are used for the lower 16 bits of data. The 32-bit floating-point number is stored in two successive 16 -bit registers (designated device number) and (designated device number +1 ).


NOTES
Instructions processing floating-point numbers begin with an E (e.g. EMOV).
Two word devices are required for storing a single precision floating-point number. Therefore, it is divided into the following components:
[Sign] 1.[Mantissa] x $2^{[\text {[Exponent] }}$
The bit configuration of the registers and their contents are shown in the figure below:


- Sign of the floating-point number: The sign is stored in b31.
$0=$ Positive
1 = Negative
- Exponent: The n from $2^{\mathrm{n}}$ is binary stored from b23 through b30.

The meaning of the binary value n is shown in the following figure.

| b23 to b30 | FFH | FEн | FDh | 81H | 80h | 7FH | 7Ен | 02H | 01H | 00H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | free | 127 | 126 | 2 | 1 | 0 | -1 | -125 | -126 | free |

- Mantissa: The 23 bits from b0 to b22, represents the $\mathrm{XXXXXX} \ldots$ at binary 1.XXXXXX....

Example: Representation of the value "10" as floating-point number.
The " $x$ " in ( $n n n$ ) $x$ designates the base of the number system.
$(10)_{10} \rightarrow(1010)_{2} \rightarrow\left(1.010000 \ldots \times 2^{3}\right)_{2}$
Sign: Positive $\rightarrow 0$
Exponent: $3 \rightarrow 82 \mathrm{H} \rightarrow(10000010) 2$
Mantissa: (010 00000000000000000000$)_{2}$
The value "10" will be stored as 41200000 H (see following figure).


Example: Representation of the value " 0.75 " as floating-point number.
The "x" in (nnn)x designates the base of the number system.
$(0.75)_{10} \rightarrow(0.11)_{2} \rightarrow\left(1.100 \ldots \times 2^{-1}\right)_{2}$
Sign: Positive $\rightarrow 0$
Exponent: $-1 \rightarrow 7$ Eн $\rightarrow(01111110) 2$
Mantissa: (100 00000000000000000000$)_{2}$
The value " 0.75 " will be stored as $3 F 400000 \mathrm{H}$ (see following figure).


NOTE Post decimal positions for binary data are represented as follows:
Example: (0.1101)2

| 0, | 1 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: |
|  | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ |
|  | Bit significance: | Bit significance: | Bit significance: | Bit significance: |
|  | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ |

$(0.1101)_{2}=2^{-1}+2^{-2}+2^{-4}=0.5+0.25+0.0625=(0.8125)_{10}$

- Double precision floating-point data

Instructions which deal with double precision floating-point data designate devices which are used for the lower 16 bits of data. The 64-bit floating-point number is stored in four successive 16-bit registers (designated device number) to (designated device number +3 )


NOTE Instructions processing floating-point numbers begin with an E (e.g. EMOV).
Four word devices are required for storing a double precision floating-point number. Therefore, it is divided into the following components:
[Sign] 1.[Mantissa] x $2^{[E x p o n e n t]}$
The bit configuration of the registers and their contents are shown in the figure below:.


- Sign of the floating-point number: The sign is stored in b63.

$$
\begin{aligned}
& 0=\text { Positive } \\
& 1=\text { Negative }
\end{aligned}
$$

- Exponent: The n from $2^{\mathrm{n}}$ is binary stored from bits b52 through b62. The meaning of the binary value n is shown in the following figure.

- Mantissa: The 52 bits from b0 to b51, represents the XXXXXX ... at binary 1.XXXXXX...

NOTES The CPU module floating decimal point data can be monitored using the monitoring function of a peripheral device.

When floating-point data is used to express 0 , the following bits are turned to 0 :
Single precision floating-point data: bits b0 to b31
Double precision floating-point data: bits b0 to b63
The setting range of floating decimal point data is as follows:
Single precision floating-point data: $-2^{128}<$ Value $\leq-2^{-126}, 0,2^{-126} \leq$ Value $<2^{128}$
Double precision floating-point data: $-2^{1024}<$ Value $\leq-2^{-1022}, 0,2^{-1022} \leq$ Value $<2^{1024}$
For operations when a real number is out of range and operations when an invalid value is input, an error occurs. For more informations refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

Do not specify "-0" in floating-point data. (In this case the most significant bit of the floating-point real number is "1"). An operation error will occur with the following CPU modules, if floating-point operation is performed with "-0".

- Basic model QCPU (CPUs with first five digits of serial No. are "04122 or higher can perform floating-point operation)
- High Performance model QCPU where internal operation is set to single precision (setting in PLC parameter dialog box of the PLC system)
- Process CPU of the MELSEC System Q
- Redundant CPU of the MELSEC System Q
- Universal model QCPU of the MELSEC System Q
- L-series CPUs

The High Performance model QCPU with the internal processing set to "double precision" (double precision is set by default for the floating-point operation processing) internally convert the value " -0 " to 0 to perform a floating-point operation. Therefore an operation error does not occur.

- Floating-point data in the IEC Editor

Since the REAL IEC function uses the data type REAL as input/output but the MELSEC instructions use the data type DINT, the following functions are provided to compensate this difference:


The conversion from the IEC data type REAL into the MELSEC data type is performed by the instruction REAL_TO_M_REAL (REAL_TO_M_REAL_E).

The conversion from the MELSEC data type into the IEC data type is performed by the instruction M_REAL_TO_REAL (M_REAL_TO_REAL_E).

Example: For the application of dedicated instructions that process the data type REAL and for IEC instructions the REAL to REAL conversion ist required.


When programming in in GX IEC Developer the BMOV_E instruction can be used to switch off the variable check. No additional code is created.

Any type of data can be specified in $s$, even arrays are possible. $n$ holds the number of 16bit data to copy.


### 3.5.2 Addressing of arrays and registers in the GX IEC Developer

## Addressing of 32-bit registers

The addressing of 32-bit registers (data type DINT, DWORD) requires a variable definition in the header of the program organisation unit (POU).

In the following example the DMOV instruction requires two 16-bit registers for moving one 32-bit data word. For the addressing in the MELSEC editor of the GX IEC Developer only the initial registers (here D10, D20) are designated. Each required second 16-bit register (D11, D21) is addressed automatically by the compiler.

In the IEC editor of the GX IEC Developer instead of the initial register a variable (here var_D10, var_D20) with a specific data type (here DINT ( 32 bits)) has to be defined in the header of the program organisation unit according to the header of the instruction. For these variables the compiler assigns corresponding addresses internally.


## Addressing of arrays

For the programming of instructions that use an array with array elements as input or output devices (16-bit registers) the variables in the header of the program organisation unit have to be defined according to the header of the instruction.
The individual array elements are addressed by specifying the array and the array element in square parentheses (var_xx[x]).

The figures below show the addressing via arrays for the positioning instruction for rotary tables (ROTC):

| MELSEC Instruction List |  |  |  | Ladder Diagram |  |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MELSEC | LD <br> OUT <br> LD <br> OUT <br> OUT <br> LD <br> ROTC |  |  |  |  |  | $\begin{array}{\|l} \hline \text { LD } \\ \text { ST } \\ \text { LD } \\ \text { ST } \\ \text { LD } \\ \text { ST } \\ \text { LD } \\ \text { ROTC_M } \end{array}$ | ```MOO var_MD[1] x2 val_M0[2] <10 var_D200, 10.2 , var_m0``` |
| Header of the ROTC instruction |  |  |  |  |  |  |  |  |  |
| Class |  |  |  |  | Identifier | Type |  | Initial | Comment |
| 0 VAR INPUT |  |  |  | $\pm$ |  | ARRAY [1.3] OF ANY16 |  | 0,0,0 |  |
|  | 1 VAR_INPUT |  |  | * | n1 | ANY16 |  | 0 |  |
|  | 2 VAR_INPUT |  |  | $\pm$ | n2 | ANY16 |  | 0 |  |
|  | VAR | UTPUT |  | * | d | ARRAY [1..8] OF BOOL |  | 8(FALSE) |  |
| Header of the program organisation unit (POU) |  |  |  |  |  |  |  |  |  |
| Class |  |  |  |  | Identifier | Type |  | Initial | Comment |
|  | 0 VAR |  |  | * | var_D200 | ARRAY [0..2] OF INT | ง | 3(0) |  |
| 1 VAR |  |  |  | $\stackrel{ }{ }$ | var_M0 | ARRAY [0.7] OF BOOL | 令 | 8(FALSE) |  |

You can infer from the header of the ROTC instruction that the input device range s consists of 3 array elements of the type ANY16 and the output device range consists of 8 array elements of the type BOOL.
In the GX Works2 and in the MELSEC editor of the GX IEC Developer for the input/output device ranges $s$ and d only each of the initial devices D200 and M0 is specified. The compiler addresses the registers D200 through D202 for s and M0 through M7 for d.
In the IEC editors arrays must be defined for s and d. The input array s is defined as var_D200. It consists of 3 array elements (var_D200[0] - var_D200[2]) of the type INT (16-bit integer). The output array d is defined as var_M0. It consists of 8 array elements (var_M0[0] - var_MO[7]) of the type BOOL (bit). For these variables the compiler assigns corresponding addresses internally.

Arrays can also be addressed variably. In this case instead of the array element number in square brackets any identifier for example [Number] is entered. "Number" must be declared in the header of the program organisation unit. Then a value corresponding to the according array element can be moved to the register "Number".


## Instructions for the array address/ initial address conversion

The instruction set for the conversion of an output array into an initial address of a device range comprises three instructions.

The instruction GET_INT_ADDR converts an output array with array elements of the type INT (16-bit integer) into an initial address of a device range.
The instruction GET_WORD_ADDR converts an output array with array elements of the type WORD (16-bit word) into an initial address of a device range.

The instruction GET_BOOL_ADDR converts an output array with array elements of the type BOOL (bit) into an initial address of a device range.


After the conversion the array elements can be processed as individual devices. Therefore, the variable definition in the header of the program organisation unit is not required.
In the program with the ROTC instruction shown above instead of the array elements var_MO[0] - var_MO[7] the relays M0 through M7 can be used.

The methods of addressing devices in GX Works2 and the GX IEC Developer are identical.
These instructions only convert output arrays. Input arrays must be addressed and declared as previously described.

### 3.5.3 Usage of character string data (STRING)

The data string STRING (\$) processes character strings.
Character strings are all entered characters (max. 50 characters) up to the NULL code ( 00 H ).

- If the entered character is the NULL code $(00 \mathrm{H})$

For the storage of the NULL code a data word (register) is required.


- If the number of characters contained in the string is even

The storage of character strings with an even number of characters requires a number of data words calculated by the following formula:
(Number of characters / 2) + 1
If for example the character string "ABCD" is to be moved to D0, the registers D0 through D1 are required for the string and the register D2 is required for the NULL code indicating the end of string.


- If the number of characters contained in the character string is odd

The storage of character strings with an uneven number of characters requires a number of data words calculated by the following formula:
(Number of characters +1 ) / 2
If for example the character string "ABCDE" is to be moved to D0, the registers D0 through D2 are required for the character string. The NULL code indicating the end of string is written to the upper byte of D2.


### 3.6 Index qualification

## Overview of indexing

- Index qualification is an indirect addressing method of a device through an index register. For the index qualification within a program the device obtains the directly entered device number plus the contents of the index register as adress.
- Indexing with 32-bit index registers in addition to 16-bit index registers is available with the Universal model QCPU and LCPU.


## Indexing with 16-bit index registers

- Example of indexing

Each index register can be set between -32768 and 32767.
The program shown below gives an example of the index qualification. In the first program line the value -1 is assigned to the index register Z0. This register serves as index for D10 in the second program line. Therefore, D0 stores the value of $D 9(D 10 Z=D(10-1)=D 9)$.


- Devices that can be designated by index qualification

With the exception of the restrictions noted below, Indexing can be used with devices used with contacts, coils, basic instructions, and application instructions.

- Devices that can not be designated by index qualification

| Device | Meaning |
| :--- | :--- |
| E | Floating point number |
| $\$$ | Character string |
| $\square . \square$ | Bit addressing of word devices |
| FX, FY, FD | Function devices |
| P | Pointers used as label |
| I | Interrupt pointers used as label |
| Z | Index registers |
| S | Step relays |
| TR | SFC transfer devices ${ }^{1)}$ |
| BL | SFC block devices ${ }^{1)}$ |

[^0]- Devices with limits for use with index registers

| Device | Meaning | Application Example |
| :--- | :--- | :--- |
| T | Only the registers $\mathrm{Z0}$ and $\mathrm{Z1}$ can be used for <br> addressing timer contacts and coils. |  |
| C | Only the registers $\mathrm{Z0}$ and $\mathrm{Z1}$ can be used for <br> addressing counter contacts and coils. |  |

NOTES
There are no restrictions on the addressing of current values of timers and counters.
Ladder Diagram

- A case where indexing has been performed, and the actual process device, would be as follows:
(When Z0 = 20 and $\mathrm{Z} 1=5$ )

| Ladder example | Actual Process Device |
| :---: | :---: |
|  |  |
|  |  |

## Indexing with 32-bit (Universal model QCPU (excluding Q00UJCPU) and LCPU)

A method of speciyfing index registers in indexing with 32-bit can be selected from the following two methods.

- Specifing the index registers' range used for indexing with 32-bit.
- Specifing the 32-bit indexing using "ZZ" specification.


## NOTES

- Specification method

For indexing with a 32-bit index register, specify the head number of an index register to be used on the Device tab of the Q parameter setting screen.


NOTES When the head number of the index register used is changed on the Device tab of the Qparameter setting screen, do not change the parameters only or do not write only the parameters into the programmable controller. Be sure to write the parameter into the programmable controller with the program.
When the parameter is forced to be written into the programmable controller, an error of CAN'T EXE. PRG. occurs. (Error code: 2500)

- Device that indexing can be used

Indexing can be used only for the device shown below.

| Device | Meaning |
| :--- | :--- |
| ZR | Serial number access format file register |
| D | Extended data register (D) |
| W | Extended link register (W) |

- Usable range of index registers

The following table shows the usable range of index registers for indexing with 32-bit index registers. For indexing with 32-bit index registers, the specified index register $(\mathrm{Zn})$ and the next index register of the specified register $(Z n+1)$ are used. Be sure not to overlap index registers to be used.

| Setting Value | Index Registers to be <br> used | Setting Value | Index Registers to be <br> used |
| :---: | :---: | :---: | :---: |
| Z0 | Z0, Z1 | Z10 | Z10, Z11 |
| Z1 | Z1, Z2 | Z11 | Z11, Z12 |
| Z2 | Z2, Z3 | Z12 | Z12, Z13 |
| Z3 | Z3, Z4 | Z13 | Z13, Z14 |
| Z4 | Z4, Z5 | Z14 | Z14, Z15 |
| Z5 | Z5, Z6 | Z15 | Z15, Z16 |
| Z6 | Z6, Z7 | Z16 | Z17 |
| Z7 | Z7, Z8 | Z17 | Z18 |
| Z8 | Z8, Z9 | Z19 | Z19 |
| Z9 | Z9, Z10 |  | Cannot be specified |

- An example of indexing and the actual process device are as follows.
$($ When Z0 $(32-$ bit $)=100000$ and Z2 $(16-$ bit $)=-20)$

| Ladder example | Actual Process Device |
| :---: | :---: |
|  | $\begin{aligned} & \left\|\left.\right\|_{\text {Description }} ^{\text {X1 }}\left[\begin{array}{ll} \text { MOV ZR101000 } & \text { D10 } \end{array}\right]\right\| \\ & \\ & {\left[\begin{array}{cc} \text { ZR1000Z0 } \cdots & Z R(1000+100000)=Z R 101000 \\ \text { D30Z2 } \cdots \cdots & D(30-20)=D 10 \end{array}\right.} \end{aligned}$ |

- Example of specifying 32-bit indexing with "ZZ" specification.

One index register can specify 32 -bit indexing by using "ZZ" specification such as "ZR0ZZ4". Following figure shows an example.

| Ladder diagram | Explanation |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | K100000 | Z4 |  | Stores 100000 at Z4 and Z5. |
|  | K100 | ZR0ZZ4 | J | Indexing ZR device with 32-bit index registers (Z4 and Z5) $Z R(0+100000)=Z R 100000$ |

- Specification method

To perform 32-bit indexing by using "ZZ" specification, select "Use of ZZ" in "Indexing Setting for ZR Device" in PC parameter.


- Device that indexing can be used

The following device is available for indexing.

| Device | Meaning |
| :--- | :--- |
| ZR | Serial number access format file register |
| D | Extended data register (D) |
| W | Extended link register (W) |

- Usable range of index registers

The following table shows the usable range of index registers in 32-bit indexing used "ZZ" specification. The 32-bit indexing with "ZZ" specification is specified as the format ZRmZZn. Specifying $Z R m Z Z n$ enables Zn and $\mathrm{Zn}+1$ of 32 -bit values to index the device number.

| "ZZ" specification ${ }^{1)}$ | Index Registers to be used | "ZZ" specification ${ }^{1)}$ | Index Registers to be used |
| :---: | :---: | :---: | :---: |
| $\square Z Z 0$ | Z0, Z1 | $\square$ ZZ10 | Z10, Z11 |
| $\square$ ZZ1 | Z1, Z2 | $\square$ ZZ11 | Z11, Z12 |
| $\square$ ZZ2 | Z2, Z3 | $\square$ ZZ12 | Z12, Z13 |
| $\square$ ZZ3 | Z3, Z4 | $\square$ ZZ13 | Z13, Z14 |
| $\square$ ZZ4 | Z4, Z5 | $\square$ ZZ14 | Z14, Z15 |
| $\square$ ZZ5 | Z5, Z6 | $\square$ ZZ15 | Z15, Z16 |
| $\square$ ZZ6 | Z6, Z7 | $\square$ ZZ16 | Z16, Z17 |
| $\square$ ZZ7 | Z7, Z8 | $\square$ ZZ17 | Z17, Z18 |
| $\square$ ZZ8 | Z8, Z9 | $\square$ ZZ18 | Z18, Z19 |
| $\square Z Z 9$ | Z9, Z10 | $\square$ ZZ19 | Cannot be specified |

${ }^{1}$ refers to device name (ZR) for indexing target

- Following example shows the 32-bit indexing using the "ZZ" specification and the actual processing device:
(When Z0 $(32-$ bit $)=100000$ and Z2 $(16-$ bit $)=-20)$

| Ladder example | Actual Process Device |
| :---: | :---: |
|  |  |

- Available functions for "ZZ" specification
- Specifying devices in program instruction
- Monitoring device registrations
- Testing devices execution type
- Testing devices with conditions
- Setting monitor conditions
- Tracing sampling (Trace point (specifing devices), trace target device)
- Data logging function (Sampling interval (specifying devices), logging target data)

NOTES ZZn cannot be used alone as a device like "DMOV K100000 ZZ0". When setting values of index registers to specify 32-bit indexing with "ZZ" specification, set the value of Zn (Z0~Z19). ZZn alone cannot be used as target for data transfer.

## Index modification using extended data register (D) and extended link register (W) (Universal model QCPU (excluding Q00UJCPU) and LCPU)

Like index modification using data register (D) and link register (W) of internal user device, a device can be specified by index modification within the range of the extended data register (D) and extended link register (W).


- Index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W)
The specification of index modification where the device number crosses over the boundary between the internal user device and the extended data register ( $D$ ) or extended link register (W) cannot be made. If doing so, an error occurs when the device range check is enabled at index modification (Error code 4101).

- Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W)
Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W) will not cause an error. However, an error occurs if the index modification result of file register (ZR), extended data register (D), and extended link register exceeds the file register range (Error code 4101).



## Other index modifcations

- Bit data

Devices can as well be index qualified for the digit designation. The block length of the digit designation can not be affected.


- Both I/O numbers and buffer memory number can be performed indexing with intelligent function module devices ${ }^{1)}$

- Both network numbers and device numbers can be performed indexing with link direct devices ${ }^{1)}$

| Ladder Diagram | Explanation |
| :---: | :---: |
| $\|H\|[\text { MOV J1Z1KK4X0Z2 D0 }]$ | If $Z 1=2$ and $Z 2=8$, then $J(1+2) \backslash K 4 X(0+8)=J 3 \backslash K 4 X 8$ |

- When indexing is used for multiple CPU shared devices, indexing for the head I/O numbers of CPU modules and indexing for the CPU shared memory address are automatically executed.



#### Abstract

NOTE For the intellingent function module device, link direct device and the multiple CPU shared device refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manuall (Function Explanation, Program Fundamentals).


- Index modification using extended data register (D) and extended link register (W) by 32 bits (Universal model QCPU(except Q00UJCPU) and LCPU)
Like index modification using file register (ZR), index modification using extended data register $(\mathrm{D})$ and extended link register $(\mathrm{W})$ by 32 bits can be performed by the following two methods:
- Specifing the index registers' range used for indexing with 32-bit.
- Specifing the 32-bit indexing using "ZZ" specification.

NOTES 32-bit indexing with the " $Z Z$ " specification is only available for the following CPU modules (also refer to the User's manuals of the programming tool used):

- $\operatorname{QnU}(D)(H) C P U$ with first five digits of the serial No. is "10042" or higher (excluding QOOUJCPU)
- QnUDE(H)CPU
- $\angle C P U$


## Precautions on performing indexing

- Performing indexing between the FOR and NEXT instructions

Pulses can be output between the FOR and NEXT instructions by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse (P) instruction is not allowed.


NOTES The ON/OFF data of X0Z1 is stored by the edge relay V0Z1. For example, the ON/OFF data of X0 is stored by V0, and that of X1 by V1.

- Performing indexing with the CALL instruction

Pulses can be output with the CALL instruction by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse ( P ) instruction is not allowed.


- Device range check during indexing
- Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU Device range checks are not conducted during indexing. Therefore, when the data after index modification exceed the user specified device range, the data is written to another device without causing an error.
Note, however, that when the data after index modification is written to the device for system use exceeding the user specified device range, an error occurs. (Error code: 1103) Take extra precaution when using indexing in programming.
- Universal model QCPU and LCPU

The device range is checked for indexing.
With changing the settings of the PLC parameter, the device range is not checked.

- Changing indexing with 16 -bit index register for indexing with 32-bit index register

For changing indexing with 16-bit index register for indexing with 32-bit index register, check if the program has enough spaces for indexing. For indexing with 32-bit index registers, the specified index register ( Zn ) and the next index register of the specified register $(\mathrm{Zn}+1)$ are used. Be sure not to overlap index registers to be used.

### 3.7 Indirect designation (GX Works2 only)

With indirect designation, a device address is stored in a word device. In the sequence program the device address is not directly designated. For operations concerning this device address the word device is used instead. This method can be used when the index register is insufficient.
The device which contains the device address for indirect designation has the prefix "@". For example, designation of @D100 will make the contents of D100 and D101 the device address.

The address of the device performing indirect designation can be stored in the word device with the ADRSET instruction.

NOTE
The ADRSET instruction is not supported by the GX IEC Developer.


A list of devices which are capable of indirect designation is shown below.

| Device Type |  | Indirect designation | Example of indirect designation |
| :---: | :---: | :---: | :---: |
| Internal devices (System, user) | Bit devices | Incapable | - |
|  | Word devices | Capable | - @D100 <br> - @ D100Z2 (Index qualification) |
| Link direct device | Bit devices | Incapable | - |
|  | Word devices | Capable <br> (The ADRSET instruction cannot be used to write the indirect adress) | - @J1\W10 <br> - @J1Z1\W10Z2 (Index qualification) |
| Special function module |  |  | - @U10\G0 <br> - @U10Z1\G0Z2 (Index qualification) |
| Index register Zn |  | Incapable | - |
| File register |  | Capable | - @RO, @ZR20000 <br> - @R0Z1, @ZR20000Z1 (Index qualification) |
| Extended data register (D) |  | Capable | - @ D1000 |
| Extended link register (W) |  |  | - @W1000 |
| Nesting |  | Incapable | - |
| Pointer |  |  | - |
| Constants |  |  | - |
| Other |  |  | - |

To store an address for indirect designation, two words are used. Therefore, to decrease or increase a stored adress for indirect designation by arithmetic instructions, the addition or subtraction of 32-Bit data is required.

In the following program examples the device which stores the device for indirect designation is incremented and decremented by 32-Bit instructions. By doing so, the address of the device for indirect designation is increased resp. decreased by 1.


## Indirect designation of extended data register (D) and extended link register (W)

Indirect designation can be performed in the extended data register ( $D$ ) and extended link register (W).
Note that when indirect designation is performed to the extended data register (D) and data register (D) in internal device or to the extended link register (W) and link register (W) in internal device, the areas of the internal user device and extended data register (D) or extended link register (W) are not treated as a sequence.


### 3.8 Reducing instruction processing time

### 3.8.1 Subset processing

Subset processing is used to place limits on bit devices used by basic instructions and application instructions in order to increase processing speed. However, the instruction symbol does not change.
To shorten scans, run instructions under the conditions indicated below.
Conditions which each device must meet for subset processing

- When using word data

| Device | Condition |
| :---: | :---: |
| Bit device | - Drive number and file name of comment file to be switched to or first number of device storing such data. <br> - Only K4 can be designated for digit designation. <br> - Does not perform indexing. |
| Word device | - Internal user device. <br> - File register ( $\mathrm{R}, \mathrm{ZR}{ }^{4}$ ) <br> - Multiple CPU shared device ${ }^{1,2)}$ <br> - Index register (Z) / Standard device register (Z) ${ }^{3)}$ |
| Constants | No limitations |

- When using double word data

| Device | Condition |
| :---: | :---: |
| Bit device | - Designates a bit device number in a factor of 16. <br> - Only K8 can be designated for digit designation. <br> - Does not perform indexing. |
| Word device | - Internal user device. <br> - File register (R, ZR ${ }^{4}$ ) <br> - Multiple CPU shared device ${ }^{1,2)}$ <br> - Index register (Z) / Standard device register (Z) ${ }^{3)}$ |
| Constants | No limitations |

- When using bit data

| Device | Condition |
| :--- | :--- |
| Bit device | $\bullet$ Internal user device (indexing possible) |
|  | $\bullet$ Bit specification of internal user device |
| Word device | $\bullet$ Bit specification of file register (R, ZR ${ }^{4)}$ ) |
|  | $\bullet$ Bit specification of multiple CPU shared device ${ }^{1,2)}$ |

${ }^{1}$ Only for Universal model QCPU
${ }^{2}$ Valid only for the multiple CPU high speed transmission area (from U3En\G10000)
(Excluding the case that indexing is executed for the head I/O number of the CPU module (U3EnlG10000))
${ }^{3}$ Applies only to Universal model QCPU and LCPU.
${ }^{4}$ Applies only to Universal model QCPU (excluding Q00UJCPU) and LCPU.

Instructions for which subset processing can be used

| Types of Instructions | Instruction Symbols |
| :--- | :--- |
| Contact instructions | LD, LDI, AND, ANI, OR, ORI, LDP, LDF, ANDP, ANDF, ORP, ORF, LDPI, <br> ANDPI, ANDFI, ORPI, ORFI |
| Output instructions | OUT, SET, RST |
| Comparison operation instruction | $=,<>,<,<=,>,>=$, D=, D<>, D<, D<=, D>, D>= |
| Arithmetic operation | ,,+- x, /, INC, DEC, D+, D-, Dx, D/, DINC, DDEC <br> B+, B-, Bx, B/, E+, E-, Ex, E/ |
| Data conversion instructions | BCD, BIN, DBCD, DBIN, FLT, DFLT, INT, DINT |
| Data transfer instruction | MOV, DMOV, CML, DCML, XCH, DXCH <br> FMOV, BMOV, EMOV |
| Program branch instruction | CJ, SCJ, JMP |
| Logic operations | WAND, DAND, WOR, DOR, WXOR, DXOR, WXNR, DXNR |
| Rotation instruction | RCL, DRCL, RCR, DRCR, ROL, DROL, ROR, DROR |
| Shift instruction | SFL, DSFL, SFR, DSFR |
| Data processing instructions | SUM, SEG |
| Structure creation instructions | FOR, CALL |

### 3.8.2 Operation processing with standard device registers (Z) (Universal model QCPU and LCPU only)

Operation processing time can be reduced with standard device registers $(Z)$. The following figure shows an example program with standard device registers.


Operation processing time is reduced with the instructions that the subset processing is possible.

For the number of steps, refer to section 3.11.
For the operation time for each instruction, refer to Appendix A.

NOTE Because standard device registers are the same devices as index registers, do not use device numbers of the standard device registers for the index registers.

### 3.9 Operation errors

In the following cases operation errors occur:

- If the error conditions described under the topic "Operation Errors" for the individual instructions match, an error code is returned.
- When an intelligent function module device is used, no intelligent function module is installed at the specified I/O number position.
- When an intelligent function module device is used, the specified buffer memory address does not exist.
- If a link device is used, but the corresponding network does not exist.
- If a link device is used, but there is no network module connected to the specified I/O number.
- When a multiple CPU shared device is used, a CPU module is not installed at the head I/O number position of the specified CPU module.
- When a multiple CPU shared device is used, the specified shared memory address does not exist.
- The setting of the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W).
(Universal model QCPU (excluding Q00UJCPU) and LCPU)

NOTE When file register is set but a memory card is not installed or when file register is not set, writing/ reading to/from file register is as follows:

- For the High Performance model QCPU, Process CPU, and Redundant CPU An error does not occur even when writing/reading to/from file register is performed. However, " OH " is stored when reading from file register is performed.
- For the Universal model QCPU and LCPU

The OPERATION ERROR (error code 4101) occurs when writing/reading to/from file register is performed.

### 3.9.1 Verification of the device range

## Instructions for specified each device, including MOV and DMOV

- For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

If instructions use devices with fixed length (MOV, DMOV, etc.), the device range will not be verified. In those cases where the relevant address range is exceeded the data to be written is written to a vacant device.
If for example, 12 k addresses are designated, there will no error code be returned even if the register address D12287 is exceeded.


For an index qualification the device range is not verified either.
In cases where the corresponding device range is exceeded as the result of performing indexing, data is written to other devices.
For the assignment order of internal user devices, refer to page 3-48 ("Character string data") below.

- Universal model QCPU and LCPU

The device range is checked. When the device number is outside the device range, an operation error occurs.

For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.


The device range is checked even though indexing is executed. With changing the settings of the PLC parameter, the device range is not checked.
For changing the settings of the PLC parameter of the programming tool, refer to the User's Manual of the corresponding programming tool.

## Instructions for a block of devices, including BMOV and FMOV

- For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

If instructions use devices with variable length, the device range is verified (BMOV, FMOV, and other instructions that designate initial addresses). In those cases where the relevant address range is exceeded an error code is returned.
If for example, 12 k addresses are designated, the error code is returned after the register address D12287 is exceeded.

| Ladder Diagram | Explanation |
| :---: | :---: |
|  | D12287 and D12288 are designated in this example. <br> However, D12288 does not exist and an error code is returned. |

The device range is verified for an index qualification too.
There is no error code returned, if the initial device number exceeds the address range.

| Ladder Diagram | Explanation |
| :---: | :---: |
|  |  |
|  | D12287 and D12288 are designated in this example. <br> However, D12288 does not exist and |
|  | The initial device number D12289 exceeds the relevant range. The data are stored from the register W0 onwards without returning an error code. |

- Universal model QCPU and LCPU

The device range is checked. In those cases where the relevant address range is exceeded an error code is returned.

If for example, 12 k addresses are designated, the error code is only returned after the register address D12287 is exceeded.

| Ladder Diagram | Explanation |
| :---: | :---: |
|  | D12287 and D12288 are designated in this example. <br> However, D12288 does not exist and an error code is returned. |

The device range is verified for an index qualification too. An error occurs when the head device number of the devices with indexing exceeds the device range.


With changing the settings of the PLC parameter, the device range is not checked.
For changing the settings of the PLC parameter of the programming tool, refer to the User's Manual of the corresponding programming tool.

## Character string data

Since character strings are of variable lengths the device range is verified. In cases where the corresponding device range is exceeded, an error code is returned.

If for example, 12 k addresses are designated, there will no error code be returned until the register address D12287 is exceeded.


However, with the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU, when indexing is executed and the head device number is outside the device range, no error occurs and the other devices are accessed.

When performing the following access in Universal model QCPU or LCPU, an error (error code 4101) occurs.
(1) Access crossing the boundary of devices caused by indexing (range of $A$ area)

The allocation order of individual devices is shown below:

| SM |
| :--- |
| SD |
| X |
| Y |
| M |
| L |
| B |
| F |
| SB |
| V |
| S |
| Contact and coil of T |
| Contact and coil of ST |
| Contact and coil of C |
| Present value of $T$ |
| Present value of ST |
| Present value of C |
| D |
| W |
| SW |
| Empty area |
| File register (32k points) |

Boundary B
(2) Access crossing the boundary of file registers caused by indexing
(3) Access to file registers ( $\mathrm{R}, \mathrm{ZR}$ ) without setting file register files
(4) Access to file registers $(R, Z R)$ exceeded the range of file register files

Presetting PLC parameter not to check indexing device range enables the Universal model QCPU not to detect an error in the above accesses from (1) to (4). Detecting an error in the above accesses however, depends on the serial No. of Universal model QCPU.

| Setting device range <br> in indexing | First 5 digits of serial No. for Universal model QCPU |  |
| :--- | :---: | :---: |
|  | "10021" or lower |  |
| Set | Detected errors in accesses (1) to (4) |  |
| Not set | Detected errors in accesses (2) to (4) | Not detected |

For changing the settings of the PLC parameter, refer to the User's Manual of the programming tool.

NOTE When indexing is executed only with Universal model QCPU or LCPU, devices between internal user devices (SW) and file registers (R) cannot be skipped. (Error code 4101)

## Index qualification of the direct output (DY)

The device range is verified for an index qualification of the direct output (DY).

Precautions for using the extended data register (D) or extended link register (W) (for the Universal model QCPU (except Q00UJCPU), and LCPU)
With the following specification methods, data cannot be specified crossing over the boundary of the internal user device and extended data register (D) or extended link register (W). Doing so causes an "OPERATION ERROR" (Error code 4101).

- Index modification
- Indirect designation
- Specification with the instructions that handle data blocks

Data block indicates the following data:

- Data used in the instructions, such as FMOV, BMOV, BK+, where multiple words are targeted for operation
- Control data, composed of two or more words, specified in the instructions, such as SP.FWRITE, SP.FREAD
- Data whose data type is 32-bit or more (BIN 32-bit, real number, indirect address of the device)



### 3.9.2 Verification of the device data

## Verification of binary data

- If the operation result exceeds the value range, no error code is returned. The carry flag in this case is not set.


## Verification of BCD data

- Each digit of the BCD values (0 to 9 ) is verified.

If one individual digit exceeds the range of 0 to 9 (A to $F$ ), an error code is returned.

- If the operation result exceeds the value range, no error code is returned.

The carry flag in this case is not set.

## Verification of floating-point numbers (with single precision floating-point operation instruction)

Operation errors occur in the following cases:

- The absolute value of the floating-point number is $1.0 \times 2^{-127}$ or lower.
- The absolute valuse of the floating-point number is $1.0 \times 2^{128}$ or higher.


## Verification of floating-point numbers (with double precision floating-point operation instruction)

Operation errors occur in the following cases:

- The absolute value of the floating-point number is $1.0 \times 2^{-1023}$ or lower.
- The absolute value of the floating-point number is $1.0 \times 2^{1024}$ or higher.


## Verification of character strings

The device data are not verified.

### 3.9.3 Buffer memory access

For accessing buffer memories, using instructions with intelligent function module devices (from Un\GO) is recommended.

### 3.9.4 Multiple CPU shared memory access

For accessing multiple CPU shared memories, using instructions with multiple CPU shared devices (from U3En\G10000) is recommended.

### 3.10 Execution conditions of the instructions

### 3.10.1 Execution condition

There are 4 different types of execution conditions for the instructions:

- Non-conditional execution

The instructions are executed regardless of the signal status of the devices.
Example: LD X0, OUT Y10

- Execution at ON

The instructions are executed as long as the execution instruction is set.
Example: MOV, FROM

- Execution at leading edge

The instructions are executed at leading edge (signal status changes from 0 to 1) from the execution condition.
Example: PLS, MOVP

- Execution at trailing edge

The instructions are executed at trailing edge (signal status changes from 1 to 0 ) from the execution condition.
Example: PLF

The vast majority of instructions are of the following two types:

- Execution condition set ON
- Execution at leading edge from the execution condition

Execution condition set ON:
The instruction is executed as long as the execution instruction is set. Such instructions are not particularly indicated.
Example: MOV_M/ MOV

| Ladder Diagram | MELSEC Instruction List |  |  |
| :---: | :---: | :---: | :---: |
|  | MELSEC | MOV | s d |

Execution at leading edge from the execution condition:
When judging the leading edge from the execution condition the instruction is executed only if the signal state changes from 0 to 1 .
Example: MOVP_M/ MOVP

| Ladder Diagram | MELSEC Instruction List |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{array}{rr}  & \text { MOVP_M } \\ - & \text { EN } \\ -\mathrm{s} & \mathrm{~d} \\ - \end{array}$ | MELSEC | MOVP | s d |

The following example shows the execution of the MOV instruction with the execution condition set ON and the execution at leading edge from the execution condition:


### 3.10.2 EN input and ENO output

All instructions described in this manual are provided in the manufacturer library of the GX IEC Developer. These instructions in addition to the input and output variables provide an EN input and an ENO output.
The figure below shows several MELSEC instructions from the GX IEC Developer manufacturer library:


In the IEC standard library nearly all instructions appear twice. They just differ in the suffix "_E". These instructions provide an EN input and an ENO output.
The figure below shows two IEC instructions from the standard library of the GX IEC Developer:


The following examples show the differing execution of the instruction with and without EN inputs and ENO outputs.

Example 1: Without additional connection
Without additional connection the execution condition of the instruction is permanently set.
$\square$

Example 2: Connection with a contact
If the EN input is connected with a contact, the instruction is executed if the condition is matched.


Example 3: Connection with an operation result
If the boolean result of an arithmetic operation is connected to the EN input, the instruction is only executed, if the result of the arithmetic operation is TRUE.


Example 4: Connection with the preceding instruction
If the EN input is connected to the ENO output of the preceding instruction, the instructions are only executed, if the condition is matched.


NOTE The ENO output must not compulsorily be connected. The signal at the EN input is loopedthrough to the ENO output. If the EN input is "TRUE", the ENO output is "TRUE" as well.

### 3.11 Number of program steps

In order not to exceed the required memory capacity in the internal memory and ROM or RAM memory of the memory cards a calculation of the total number of steps in a program is required. In the following sections the calculation of steps for the instructions is described.

## Counting the number of basic steps

The number of steps for an instruction depends on the number of basic steps. Most of the instructions for their execution only require a number of basic steps. The number of basic steps depends on the number of used devices plus 1.
The example below shows the calculation of the number of basic steps for the PLUS instruction:


## Conditions for increasing the number of steps

The number of steps is increased over the number of basic steps in cases where a device is used that is designated indirectly or for which the number of steps is increased.

- When device is designated indirectly

In cases where indirect designation is done by @ロ, the number of steps is increased 1 step over the number of basic steps.
For example, when a 3 -step MOV instruction is designated indirectly (example: MOV K4XO @ DO), one step is added and the instruction becomes 4 steps.

- Devices with additional steps (Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU):

| Devices increasing the Number of Steps | Added Steps | Example |
| :---: | :---: | :---: |
| Devices of special function modules | 1 | MOV U4\G10 D0 |
| Multiple CPU shared device |  | MOV U3E1\G0 D0 |
| Link devices |  | MOV J3\B20 D0 |
| Index register |  | MOV ZO DO |
| File registers addressed in series |  | MOV ZR123 D0 |
| 32-bit constants |  | DMOV K123 D0 |
| Floating point number as constants |  | EMOV E0.1 D0 |
| Character strings | For an odd number: (number of characters +1)/2 For an even number: Number of characters/2 | \$MOV „123" D0 |

- Devices with additional steps (Universal model QCPU(except Q00UJCPU) and LCPU) - Instructions applicable to subset processing

The following table shows steps depending on the devices.

| Instruction Symbols | Devices With Additional Steps | Added Steps (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| LD, LDI, AND, ANI, OR, ORI, LDP, LDF, ANDP, ANDF, ORP, ORF | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| LDPI, LDFI | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 1(4) | 3 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| ANDPI, ANDFI, ORPI, ORFI | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 1(5) | 4 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| SET | Serial number access format file register Extended data register (D), <br> Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| OUT | Timer/Counter | 3(4) | 1 |
|  | Serial number access format file register Extended data register (D), Extended link register (W) | 1(2) |  |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| RST (bit device) | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| RST (word device) | Timer/Counter (Bit/word device) | 2(4) | 2 |
|  | Serial number access format file register, Extended data register (D), Extended link register (W) | 1(3) |  |
|  | Multiple CPU shared device ${ }^{3)}$ | 1(3) |  |
| $\begin{aligned} & \mathrm{LD}=, \mathrm{LD}<>, \mathrm{LD}<, \mathrm{LD}<=, \mathrm{LD}>\text {, } \\ & \mathrm{LD}>=, \text { AND }=\text {, AND<>, AND } \\ & \text { AND<=, AND>, AND>=, } \\ & \mathrm{OR}=, \mathrm{OR}<>, \mathrm{OR}<, \mathrm{OR}<=, \\ & \mathrm{OR}>, \mathrm{OR}>= \end{aligned}$ | Standard device register ${ }^{2}$ ) | -1 | 3 |
|  | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 1 |  |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |


| Instruction Symbols | Devices With Additional Steps | Added Steps (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LDD }=\text {, LDD }<>, \text { LDD }<, \text { LDD }<=\text {, } \\ & \text { LDD>, LDD>=, } \\ & \text { ANDD=, ANDD<>, ANDD<, } \\ & \text { ANDD<=, ANDD>, AND>=, } \\ & \text { ORD=, ORD<>, ORD<, } \\ & \text { ORD<=, ORD>, ORD>= } \end{aligned}$ | Standard device register ${ }^{2}$ ) | -1 | 3 |
|  | Serial number access format file register, Extended data register (D), Extended link register (W) | 1 |  |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
|  | Decimal constant, hexadecimal constant, real constant |  |  |
| $+,-,+P,-P,$ <br> WAND, WOR, WXOR, WXNR, WANDP, WORP, WXORP, WXNRP (2 devices) | Standard device register ${ }^{2}$ | d: -1 | 3 |
|  | Serial number access format file register Extended data register (D), Extended link register (W) | s1: 1, d: 3 |  |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| $D+, D-D+P, D-P, D A N D, D O R$, DXOR, DXNR, DANDP, DORP, DXORP, DXNRP (2 devices) | Standard device register ${ }^{2}$ ) | $\mathrm{d}:$-1 | 3 |
|  | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | s1: 1, d: 3 |  |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
|  | Decimal constant, hexadecimal constant, real constant | s1: 1 |  |
| $+,-,+\mathrm{P},-\mathrm{P},$ <br> WAND, WOR, WXOR, WXNR, WANDP, WORP, WXORP, WXNRP (3 devices) ${ }^{1)}$ | Serial number access format file register, Extended data register (D), Extended link register (W) | s1, s2: 1, d: 2 | 3 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| D+, D-, D+P, D-P, DAND, DOR, DXOR, DXNR, DANDP, DORP, DXORP, DXNRP (3 devices) ${ }^{1 \text { 1 }}$ | Serial number access format file register, Extended data register (D), Extended link register (W) | s1, s2:1, d: 2 | 3 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
|  | Decimal constant, hexadecimal constant, real constant | s1, s2: 1 |  |
| x, xP, /, /P | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | s1, s2:1, d: 2 | 3 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| Dx, DxP, D/, D/P, Ex, ExP | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | s1, s2:1, d: 2 | 3 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
|  | Decimal constant, hexadecimal constant, real constant | s1, s2: 1 |  |
| INC, INCP, DEC, DECP, DINC, DINCP, DDEC, DDECP | Index register/Standard device register ${ }^{2)}$ | -1 | 2 |
|  | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 3 |  |
|  | Multiple CPU shared device ${ }^{3)}$ | 1 |  |


| Instruction Symbols | Devices With Additional Steps | Added Steps (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| MOV, MOVP | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 1 | 2 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| DMOV, DMOVP, EMOV, EMOVP | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | 1 | 2 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
|  | Decimal constant, hexadecimal constant, real constant |  |  |
| BCD, BCDP, BIN, BINP, FLT, FLTP, CML, CMLP | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | s1: 1, s2: 2 | 2 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
| DBCD, DBCDP, DBIN, DBINP, INT, INTP, DINT, DINTP, DFLT, DFLTP, DCML, DCMLP | Serial number access format file register, Extended data register (D), <br> Extended link register (W) | s1: 1, s2: 2 | 2 |
|  | Multiple CPU shared device ${ }^{3)}$ |  |  |
|  | Decimal constant, hexadecimal constant, real constant | s1: 1 |  |

${ }^{1}$ If the same device is used for s 1 and s 2 , the number of basic steps increases by one.
${ }^{2}$ The number of steps decreases with a standard device register.
${ }^{3}$ Not available with LCPU.

When multiple standard device registers are used in an instruction applicable to subset processing, the number of steps decreases.

The following table shows the number of steps for each instruction.

| Instruction Symbols | Locations Where Standard Device Register Is Used | Added Steps (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LD=, LD<>, LD<, LD<=, LD>, LD>=, } \\ & \text { AND=, AND<>, AND<, AND<=, } \\ & \text { AND>, AND>=, } \\ & \text { OR=, OR<>, OR<, OR<=, OR>, } \\ & \text { OR>=, } \\ & \text { LDD=, LDD<>, LDD<, LDD<=, LDD>, } \\ & \text { LDD>=, } \\ & \text { ANDD=, ANDD<>, ANDD<, } \\ & \text { ANDD<=, ANDD>, AND>=, } \\ & \text { ORD=, ORD<>, ORD<, ORD<=, } \\ & \text { ORD>, ORD>= } \end{aligned}$ | s1 and s2 | -2(1) | 3 |
| +, -, +P, -P, D+, D-, D+P, D-P, WAND, WOR, WXOR, WXNR, DAND, DOR, DXOR, DXNR, WANDP, WORP, WXORP, WXNRP, DANDP, DORP, DXORP, DXNRP (2 devices) | s1 and d | -2(1) | 3 |
| $+,-,+P,-P, D+, D-, D+P, D-P, W A N D$, WOR, WXOR, WXNR, DAND, DOR, DXOR, DXNR, WANDP, WORP, WXORP, WXNRP, DANDP, DORP, DXORP, DXNRP (3 devices) ${ }^{1)}$ | s1, s2 and d | -2(1) |  |
|  | s1, or s2 and d | -1(2) |  |
|  | s1 and s2 (only when that device that the number of steps does not increase is specified for d) | $\pm 0$ (3) | 3 |
|  | s1 and s2 <br> (only when a serial number access format file register is specified for d ) | +2(5) |  |
| x, xP, /, /P | s1, s2 and d | -2(1) | 3 |
|  | s1, or s2 and d | -1(2) |  |
| Dx, DxP, D/, D/P, Ex, ExP | s1, s2 and d | -2(1) | 3 |
|  | s1, or s2 and d | -1(2) |  |
|  | s1 and s2 (only when that device that the number of steps does not increase is specified for d) | $\pm 0$ (3) |  |
|  | s1 and s2 <br> (only when a serial number access format file register is specified for d) | +2(5) |  |
| MOV, MOVP, DMOV, DMOVP, EMOV, EMOVP | s1 and d | -1(1) | 2 |
| BCD, BCDP, BIN, BINP, DBCD, DBCDP, DBIN, DBINP, FLT, FLTP, DFLT, DFLTP, INT, INTP, DINT, DINTP, CML, CMLP, DCML, DCMLP | s1 and d | -1(1) | 2 |

${ }^{1}$ If the same device is used for s 1 and d , the number of basic steps increases by one.

- Except Instructions applicable to subset processing

The following table shows steps depending on the devices.

| Devices with Additional Steps | Added Steps | Example |
| :---: | :---: | :---: |
| Devices of special function modules | 1 | MOV U4\G10 D0 |
| Multiple CPU shared device |  | MOV U3E1\G10000 D0 |
| Link direct device |  | MOV J3\B20 D0 |
| Index register / standard device register |  | MOV ZO DO |
| File registers addressed in series |  | MOV ZR123 D0 |
| Extended data register (D) |  | MOV D123 |
| Extended link register (W) |  | MOV W123 |
| 32-bit constants |  | DMOV K123 D0 |
| Floating point number as constants |  | EMOV E0.1 DO |
| Character strings | For an odd number: (number of characters $+1 / 2$ ) For an even number: Number of characters/2 | \$MOV ,123" D0 |

In cases where several of these factors apply the number of steps sums up.
If for example, MOV U1\G10 ZR123 is programmed, 1 step is added for the buffer memory and 1 step for the file register addressed in series, resulting in a total of 2 steps (see the following figure):

## Example: MOV

If $\underline{\mathrm{U} 1 \backslash \mathrm{G} 10 \text { ZR123 }}$ has been designated, a total of 2 steps is added.


### 3.12 Multiple Instructions using the same device

This section describes the operation for executing multiple instructions of the OUT, SET/RST, or PLS/PLF that use the same device in one scan.

### 3.12.1 OUT instructions using the same device

Do not program more than one OUT instruction using the same device in one scan. If the OUT instructions using the same device are programmed in one scan, the specified device will turn ON or OFF every time the OUT instruction is executed, depending on the operation result of the program up to the relevant OUT instruction. Since turning ON or OFF of the device is determined when each OUT instruction is executed, the device may turn ON and OFF repeatedly during one scan.

The following diagrams show an example of a ladder that turns the same internal relay (M0) with inputs $\mathrm{X0}$ and X 1 ON and OFF.


With the refresh type CPU module, when the output $(\mathrm{Y})$ is specified by the OUT instruction, the ON/OFF status of the last OUT instruction of the scan will be output.

### 3.12.2 SET/RST instructions using the same device

The SET instruction turns ON the specified device when the execution command is ON and performs nothing when the execution command is OFF. For this reason, when the SET instructions using the same device are executed two or more times in one scan, the specified device will be ON if any one of the execution commands is ON.

The RST instruction turns OFF the specified device when the execution command is ON and performs nothing when the execution command is OFF. For this reason, when the RST instructions using the same device are executed two or more times in one scan, the specified device will be OFF if any one of the execution commands is ON.

When the SET instruction and RST instruction using the same device are programmed in one scan, the SET instruction turns ON the specified device when the SET execution command is ON and the RST instruction turns OFF the specified device when the RST execution command is ON. When both the SET and RST execution commands are OFF, the ON/OFF status of the specified device will not be changed.


When using a refresh type CPU module and specifying output $(\mathrm{Y})$ in the SET/RST instruction, the ON/OFF status of the device at the execution of the last instruction in the scan is returned as the output ( Y ).

### 3.12.3 PLS instructions using the same device

The PLS instruction turns ON the specified device when the execution command is turned ON from OFF. It turns OFF the device at any other time (OFF to OFF, ON to ON, or ON to OFF).

If two or more PLS instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned ON from OFF and turns OFF the device in other cases. For this reason, if multiple PLS instructions using the same device are executed in a single scan, a device that has been turned ON by the PLS instruction may not be turned ON during one scan.

```
Ladder diagram
```



Timing chart
The ON/OFF timing of the X 0 and X 1 is different.
(The specified device does not turn ON throughout the scan.)


X 0 and X 1 turn ON from OFF at the same time.


When using a refresh type CPU module and specifying output (Y) in the PLS instructions, the ON/OFF status of the device at the execution of the last PLS instruction in the scan is returned as the output ( Y ).

### 3.12.4 PLF instructions using the same device

The PLF instruction turns ON the specified device when the execution command is turned OFF from ON. It turns OFF the device at any other time (OFF to OFF, OFF to ON, or ON to ON).
If two or more PLF instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned OFF from ON and turns OFF the device in other cases. For this reason, if multiple PLF instructions using the same device are executed in a single scan, a device that has been turned ON by the PLF instruction may not be turn ON during one scan.

Ladder diagram


## Timing chart

The ON/OFF timing of the X 0 and X 1 is different.
(The specified device does not turn ON throughout the scan.)


X 0 and X 1 turn OFF from ON at the same time.


When using a refresh type CPU module and specifying output (Y) in the PLF instructions, the ON/OFF status of the device at the execution of the last PLF instruction in the scan is returned as the output (Y).

### 3.13 Precautions for use of file registers

This section explains the precautions for use of the file registers in the QCPU and LCPU.

## CPU modules that cannot use file registers

The Q00JCPU and Q00UJCPU cannot use the file registers. When using the file registers, use the CPU module of other than the Q00JCPU and Q00UJCPU.

## Setting of file registers to be used

When using the file registers, the file registers to be used must be set with the PLC parameter or QDRSET instruction. (The PLC parameters of the Q00CPU, Q01CPU and LCPU need not be set since they are preset to "Use file register". QDRSET instructions are not available with LCPU.)
If the file registers to be used have not been set, normal operation cannot be performed with the instructions that use the file registers.

NOTE Even when file registers to be used are not set in the PLC parameter, a program that uses file registers can be created.
For the CPU module other than the Universal model QCPU and LCPU, an error does not occur when that program is written to the CPU module.
However, note that the correct data cannot be written/read to/from the file register.
For the Universal modeI QCPU and LCPU, an error occurs if the program where file registers are used is executed.

## Securing of file register area

- High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU When using file registers, register the file registers to the standard RAM/memory card to secure the file register area.
- Basic Model QCPU (except Q00JCPU)

The file register area has been secured in the standard RAM beforehand. The user need not secure the file register area.

- LCPU

To use the file register, secure a file register area by registering the file register in standard RAM.

The following table indicates the memories that can use the file registers in each CPU module.

| Memory | High Performance model QCPU / <br> Process CPU/Redundant CPU / <br> Universal model QCPU (except <br> Q00UJCPU) | Basic Model QCPU (except Q00JCPU) / <br> LCPU |
| :--- | :---: | :---: |
| Standard RAM | $\bullet$ | $\bullet$ |
| Memory card ${ }^{\text {1 }}$ | $\bullet^{2)}$ | $\bigcirc$ |

- Can be registered

O Cannot be registered
${ }^{1}$ When the flash memory is used, only read from the file registers can be performed. (Write to the flash ROM cannot be performed.)
${ }^{2}$ Unusable for the Q00UCPU and Q01UCPU.

NOTE For the file register setting method and file register area securing method, refer to User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.

Designation of file register number in excess of the registered number of points

- Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

An error will not occur if data are written or read to or from the file registers that have numbers greater than the registered number of points. However, note that the read/write of correct data to/from the file registers cannot be performed.

- Universal model QCPU and LCPU

When data are written to or read from the file registers that are not registered, an error occurs. (Error code: 4101)

## File register specifying method

There are the block switching method and serial number access method to specify the file registers.

- Block switching method

In the block switching method, specify the number of used file register points in units of 32 k points (one block). For file registers of 32 k points or more, specify the file registers by switching the block No. to be used with the RSET instruction. Specify each block as R0 to R32767.


- Serial number access method

In the serial number access method, specify the file registers beyond 32k points with consecutive device numbers. The file registers of multiple blocks can be used as consecutive file registers. Use "ZR" as the device name.


## Settings and restrictions when refreshing file registers

- Settings

The settings of refresh devices are as follows.

- Refresh settings for CC-Link IE controller network (Cannot be set on LCPU.)
- Refresh settings for MELSECNET/H (Cannot be set on LCPU.)
- Refresh settings for CC-Link
- Auto refresh settings for the intelligent function module
- Auto refresh settings for the multiple CPU system (Cannot be set on LCPU.)
- Restrictions

The restrictions when specifying file registers to refresh devices are as follows.

- On QCPU, Refresh cannot be performed correctly if the use of file register which has the same name as the program is specified by the PLC parameter. When the file register which has the same name as the program is used, refresh is performed to the data of the file register having the same name as the program that is set at the last number in the [Program] tab page of PLC parameter.

To read/write the refresh data, specify the file register to the refresh device after switching the file register to the corresponding one with the QDRSET instruction.

- Refresh cannot be performed correctly if the file name of file register or the drive number is changed by the QDRSET instruction. (QDRSET instructions are not available with LCPU.)

If the file name of file register or the drive number is changed by the QDRSET instruction, link refresh is performed to the data of the setting file at the time of the END instruction execution.
To read/write the refresh data, specify the file register of the setting file at the time of the END instruction execution.

If the drive number is changed by the QDRSET instruction when "ZR" is specified for the device in the CPU modules other than the Universal model QCPU, an error (LINK PARA ERROR (3101)) occurs. (Note that an error does not occur when "R" is specified for the device.)

- When a block number is switched by the RSET instruction, refresh is performed to the data of the file register $(R)$ in the switched block number.

When a block number is switched by the RSET instruction, refresh is performed to the data of the file register ( R ) in the block number at the time of the END instruction execution.

To read/write the refresh data, specify the file register of the block number at the time of the END instruction execution.

## Precautions when file registers in the flash memory are used

File registers in the flash memory can be only read in a sequence program. (Write to the flash memory cannot be performed in a sequence program.)


When using the flash memory for the file registers, write data in advance. Using GX Works2, write data to the flash card.

## 4 Layout and Structure of the Chapters

This chapter gives an introduction to the chapters 5 through 12 and describes the layout and structure of the explanations to the instructions for the MELSEC Sstem Q and L series.

The figure below shows that each of the these chapters starts with a table that lists and comments the structure and subdivision of the instructions described in that chapter.


Each subdivided topic is described in the following according chapter and illustrated by program examples.

### 4.1 Overview of the instructions

Each subdivided topic starts with a table that lists all individual instructions described in this section. As the figure below shows, all variations of the instructions are represented in MELSEC and IEC editor notation.

### 6.1 Comparison Operation Instructions

Comparison operation instructions compare data values (e.g. equal to $=$, greater than $>$, less than $<$ ). Programming the comparison operation instructions is similar to the corresponding basic instructions:
LD, $\mathrm{LDI} \Rightarrow$ LD $=$, LDD $=$
$\mathrm{AND}, \mathrm{ANI} \Rightarrow \mathrm{AND}=, \mathrm{ANDD}=$
$O R, O R I \Rightarrow O R=, O R D=$

| Function | MELSECInstruction MELSEC Editor | MELSECInstruction IEC Editor | Function | MELSECInstruction MELSEC Editor | MELSECInstruction IEC E IEC Editor |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | LD= | LD_EQ_M | $\leq$less equal | LD<= | LD_LE_M |
|  | AND= | AND_EQ_M |  | AND<= | AND_LE_M |
|  | OR= | OR_EQ_M |  | OR<= | OR_LE_M |
|  | LDD= | LDD_EQ_M |  | LDD<= | LDD_LE_M |
|  | ANDD $=$ | ANDD_EQ_M |  | ANDD<= | ANDD_LE_M |
|  | ORD= | ORD_EQ_M |  | ORD<= | ORD_LE_M |
|  | LDE= | LD_EEQ_M |  | LDE<= | LD_ELE_M |
|  | ANDE= | AND_EEQ_M |  | ANDE<= | AND_ELE_M |
|  | ORE= | OR_EEQ_M |  | ORE<= | OR_ELE_M |

When using the GX IEC Developer, always choose the IEC instruction when different notations are offered.

### 4.2 The CPU table

The sections describing the instructions start with a table that indicates each CPU (Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU, LCPU) capable of processing the respective instruction. The capable CPUs are indicated by a black spot.

| Data conversion instructions |  |  |  |  | ENEG, ENEGP |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6.3.12 | ENEG, ENEGP |  |  |  |  |  |
| CPU | Basic | High Performance | Process | Redundant | Universal | LCPU |
|  | $\bullet^{1)}$ | - | $\bullet$ | $\bullet$ | - | - |
|  | ${ }^{1}$ Basic model QCPU: The serial number (upper five digits) is "04122" or higher. |  |  |  |  |  |

Any particular processing details of a certain CPU are commented in a footnote (e.g. extended instructions, refer to section 3.3 "Programming of dedicated instructions".

### 4.3 Devices

The table "Devices" lists all usable devices that can be used for the internal variables (e.g. s1, s2, d).

The devices are not listed separately; only a distinction is drawn whether the instruction is capable of designating bit and/or word devices.

| Devices | Usable Devices |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ N |  | Special Function U $\square \mathbf{G G} \square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  |  | Bit | Word |  | Bit | Word |  |  |  |  |
|  | s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |
|  | d | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |
|  | n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |

Whether the instruction supports file register access is indicated in the column "File Register".
The column "MELSECNET/H Direct J $\square \square$ " specifies whether the instruction supports read/ write operations of bit and/or word data from/to stations connected to the MELSECNET/H. "J $\square$ " specifies the station number and " $\square$ " the device number.
The column "Special Function Module U $\square \backslash G \square$ " specifies whether the instruction supports read/ write operations of data from/to the buffer memory of an installed special function module. "U $\square$ " specifies the head address of the special function module and "G $\square$ " the buffer memory address.
Whether the instruction can apply an index qualification is indicated in the column "Index Register Zn ".
Whether decimal $(\mathrm{K})$ or hexadecimal ( $\mathrm{H}, 16 \#$ ) constants can be processed by the instruction is indicated in the column "Constant K, H (16\#)".
The column "Other" specifies whether the instruction uses any other devices and constants.
Any particular details are commented in footnotes below the table.

### 4.4 Representation format of the instruction

### 4.4.1 Representation in the GX IEC Developer

The device tables are followed by the representation format of the instruction in the GX IEC Developer.
The figure below from the left to the right shows the representation of the instruction LD_EQ_M in the MELSEC editor (MELSEC instruction list) and in the IEC editor (ladder diagram and IEC instruction list).


### 4.4.2 Representation in GX Works2

The representation format for the instruction in the GX IEC Developer is followed by the representation format of the instruction in GX Works2.


### 4.5 Variables

The table of variables lists all internal variables of the instruction.

| Variables | Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | MELSEC | IEC |
|  | s | s+0: Measurement of table rpm (internal use only). | BIN 16-bit | Array [1..3] of ANY16 |
|  |  | s+1: Number of position. |  |  |
|  |  | s+2: Number of sector. |  |  |
|  | n1 | Number of sectors (divisions) on table (2 to 32767). |  | ANY16 |
|  | n2 | Number of low speed sectors (0 to n1). |  | ANY16 |
|  | d | d+0: A-phase input signal. | Bit | Array [1..8] <br> of Bool |
|  |  | d+1: B-phase input signal. |  |  |
|  |  | d+2: Zero position detection input signal. |  |  |
|  |  | d +3 : High speed forward output signal (internal use only). |  |  |
|  |  | d+4: Low speed forward output signal (internal use only). |  |  |
|  |  | d+5: Stop output signal (internal use only). |  |  |
|  |  | d +6 : High speed reverse output signal (internal use only). |  |  |
|  |  | d +7 : Low speed reverse output signal (internal use only). |  |  |

The column "Meaning" describes the functions of the devices and device elements.
The column "Data Type" lists the data types of the devices. Provided that there are differences between the data types of the MELSEC and the IEC editor, these are listed as well. Refer to the sections 3.4 "Programming of variables" and 3.5 "Data types" for further details on variables.

### 4.6 Functions

The section "Functions" describes the functions of the instruction in detail.
The figure below shows the description of the functions of the LDF/LDP instruction.


### 4.7 Notes

The section "NOTE" points out particular details, errors, and sources of malfunction in the programming of the instruction.

NOTE The MEP and MEF instructions will occasionally not function when pulse conversion is applied to contacts that are indexed by a subroutine or by a FOR/NEXT instruction. In this case, the EPG/EGF instruction has to be applied.

The MEP/MEF instruction operates with the ooperation results immediately prior to the MEP and MEF instructions. For this reason, an AND instruction should be used at the same position. The MEP and MEF instructions cannot be used at the LD or OR position.

### 4.8 Operation errors

The description of the operation errors mainly refer to the error code list, see section 13.1 "Error code list".
The figure below shows the operation errors of the DELTA-/DELTAP instruction.
Operation In the following cases an operation error occurs, the error flag (SM0) turns Errors ON, and an error code is stored into SDO.

- The number of output designated by d exceeds the output range. (Error code: 4101)


### 4.9 Program examples

The program examples given at the end of each section primarily contain programs for the MELSEC System Q.

The program examples are programmed in the representation format of the ladder diagram. For a clearer description in many cases graphical illustrations were added.
The figure below shows a program example of the instructions LD, AND, OR, and ORI.


In the following figure a program example for the RBMOVP instruction is shown. The representation of the instructions is that of the GX Works2.


## 5 Sequence Instructions

Sequence instructions, besides conventional instructions to program input and output contacts, also include program jump commands, block connection instructions and bit shift instructions, master control, program termination and other instructions. These are the fundamental instructions for programming the MELSEC series.

The following table shows the division of the fundamental instruction set:

| Instruction | Meaning |
| :--- | :--- |
| Input instruction | Operation start, <br> series and parallel connection of contacts. |
| Connection instruction | Series and parallel block connection, <br> storage and processing of operation results, <br> inversion of operation results, <br> conversion of operation results into pulses, <br> setting of edge relays. |
| Output instruction | Bit devices, counter and timer contacts, <br> output, setting, and resetting of annunciators, <br> setting and resetting of devices, <br> leading edge and trailing edge output, <br> bit device output inversion, <br> generating pulses. |
| Shift instruction | Shifting bit devices. |
| Master control instruction | Setting and resetting single parts of a program. |
| Termination instruction | End of a part of program, <br> end of sequence and routine programs. |
| Miscellaneous instructions | Sequence program stop, <br> no operation. |

NOTE
The following table, besides the MELSEC instructions in the different editors, also contains the according IEC instructions:

| MELSEC Instruction |  |  |  | IEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: |
| in MELSEC Editor | in IEC Editor |  |  |  |
|  | Instruction List | Ladder Diagram |  |  |
| LD | - | $\downarrow$ \\| | - | LD |
| LDI | - | $\downarrow$ \\| | - | LDN |
| AND | - | -】 | - | AND |
| ANI | - | $-\\| \longmapsto$ | $\stackrel{-}{-}$ | ANDN |
| OR | - | -】 | - | OR |
| ORI | - |  | - | ORN |
| LDP | LDP_M | - | - | - |
| LDF | LDF_M | - | - | - |
| ANDP | ANDP_M | - | $\begin{aligned} & - \text { EN }^{\text {ANDP_M }}{ }^{-\mathrm{ENO}}-1 \end{aligned}$ | - |
| ANDF | ANDF_M | - | $\begin{aligned} & - \text { EN ANDFM }_{\text {ENO }} \\ & -\mathrm{s} \end{aligned}$ | - |


| MELSEC Instruction |  |  |  | IEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: |
| in MELSEC Editor | in IEC Editor |  |  |  |
|  | Instruction List | Ladder Diagram |  |  |
| ORP | ORP_M | - |  | - |
| ORF | ORF_M | - |  | - |
|  |  |  |  |  |
| LDPI |  |  |  |  |
| LDFI |  |  |  |  |
| ANDPI |  |  |  |  |
| ANDFI |  |  |  |  |
| ORPI |  |  |  |  |
| ORFI |  |  |  |  |
|  |  |  |  |  |
| ANB | - |  | - | AND ( ) |
|  |  |  |  |  |
| ORB | - | $L_{1}^{1 \longmapsto}$ | - | $\begin{aligned} & \text { OR ( } \\ & \cdots \\ & \\ & \text { ) } \end{aligned}$ |
|  |  |  |  |  |
| MPS | MPS_M | $.$ | $\begin{array}{r} \text { MPS } \\ -\mathrm{M} \\ \mathrm{ENO} \\ \hline \end{array}$ | - |
| MRD | MRD_M | $-\\| \vdash()$ | $\begin{array}{r} \text { MRDM } \\ -E N E L \end{array}$ | - |
| MPP | MPP_M | $\square 11$ | $\begin{array}{r} \text { MPP M M } \\ -E N O \\ \hline \end{array}$ | - |
|  |  |  |  |  |
| INV | INV_M | $-\\| ;$ | $-\mathrm{EN}^{\text {INVM }}$ - $\mathrm{ENO}^{\text {a }}$ | NOT |
|  |  |  |  |  |
| MEP | MEP_M | - | $\begin{array}{r} \text { MEP M } \\ - \text { EN } \\ \hline \end{array}$ | - |
| MEF | MEF_M | - | $\begin{array}{r} \text { MEF M } \\ - \text { EN } \\ \hline \end{array}$ | - |
|  |  |  |  |  |
| EGP | EGP_M | - | $-\mathrm{EN}^{\text {EGP M M }} \underset{\mathrm{ENO}}{\mathrm{~d}}$ | - |
| EGF | EGF_M | - |  | - |
|  |  |  |  |  |
| OUT | OUT_M | -( )- | - EN ${ }^{\text {OUTM M }{ }^{\text {ENO }} \text { d }}$ | ST |
| OUT T | TIMER_M | - |  | - |
| OUTH T | TIMER_H_M | - | $\quad$ TIMER_H_M ${ }^{\text {ENO }}$ - TCoil - Tvalue | - |
| OUT C | COUNTER_M | - |  | - |


${ }^{1}$ These are IEC function blocks.
${ }^{2}$ FEND and END are set automatically by GX Works2 and the GX IEC Developer.

### 5.1 Input instructions

### 5.1.1 LD, LDI, AND, ANI, OR, ORI

CPU


Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Devices used as connections | bit |

## Functions Operation start

## LD Load (normally open contact)

LDI Load inverse (normally closed contact)
Every operation starts with an LD (LoaD) or an LDI ((LoaD Inverse) instruction.
The LD instruction specifies an NO contact (normally open) and the LDI instruction specifies an NC contact (normally closed). The device designated by the instruction is the input condition (operation result) for the following instruction.

## Series connection

## AND of NO contacts

ANI of NC contacts
Contacts are connected in series via an AND instruction as NO contact or via an ANI instruction as NC contact.

The device designated by the instruction sets the operation condition for the following instruction.
Both commands are logical connections and must not be programmed at the beginning of an operation.

## Parallel connection

OR of NO contacts
ORI of NC contacts
Parallel connection of contacts is established via an OR instruction as NO contact or via an ORI instruction as NC contact.
The device designated by the instruction sets the operation condition for the following instruction.
Both commands are logical connections and must not be programmed at the beginning of an operation.

NOTE The devices designated by the instructions can also be word devices. In this case, the condition of a specified bit is read as contact.
Word devices are designated in hexadecimal code. Bit b11 in DO for example is designated as DO.OB.

For further information on addressing bits in word devices refer to chapter 3 "Configuration of Instructions".

Program

## Example 1

## LD, AND, OR, ORI

The following program shows series and parallel connections of contacts. Bit 5 (b5) in D0 is also read as contact.


Program

## Example 2

LD, LDI, AND, ANI, OR
The following program shows combined connections. Some contact points are connected via ORB and ANB instructions. Bits (b1 and b4) in D6 are read as contacts.


Program

## Example 3

LD, AND, ANI
The following program outputs operation results of devices at Y35 through Y37.


### 5.1.2 LDP, LDF, ANDP, ANDF, ORP, ORF

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices ser) |  |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-TGロ |  |  | DX |
| s | $\bigcirc$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bigcirc$ | - | - | , |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Devices used as connections | bit |

## Functions Pulse operation start <br> LDP leading edge <br> LDF trailing edge

Similar to the LD and LDI instructions, these instructions designate contacts specified by bit or word devices.

The result of the LDP instruction is 1 , if the addressed bit of the device changes from 0 to 1 (leading edge).
The result of the LDF instruction is 1 , if the addressed bit of the device changes from 1 to 0 (trailing edge). As single instruction the LDP instruction executes the same function as a PLS instruction and with the input condition at leading edge generates a pulse output.
The program example on the left shows a ladder diagram applying an LDP instruction. The example on the right does not apply an LDP instruction.


## Pulse series connection

## ANDP leading edge

ANDF trailing edge
The ANDP instruction connects a contact in series with a contact specified by a bit or word device. This contact has the condition 1, if the addressed bit of a device changes from 0 to 1 .

Using an ANDF instruction the specified contact has the condition 1, if the addressed bit of a device changes from 1 to 0 .

## Pulse parallel connection

## ORP leading edge

ORF trailing edge
The ORP instruction connects a contact in parallel to a contact specified by a bit or word device. This contact has the condition 1, if the addressed bit of a device changes from 0 to 1 .

Using an ORF instruction the specified contact has the condition 1, if the addressed bit of a device changes from 1 to 0 .

The following table shows the results of an LDP, LDF, ANDP, ORP, ANDF and ORF instruction:

| Device specified by <br> LDP/LDF/ANDP/ORP/ANDF/ORF Instruction | Result of LDP/ANDP/ORP Instruction | Result of LDF/ANDF/ORF Instruction |
| :---: | :---: | :---: |
| Bit Device/Word Device Bit Designation |  |  |
| $0 \rightarrow 1$ | 1 |  |
| 0 |  | 0 |
| 1 | 0 |  |
| $1 \rightarrow 0$ |  | 1 |

Word devices are designated in hexadecimal code. Bit b11 in D0 for example is designated as DO.OB.

## Program Example

ORP
With leading edge from X 0 or by setting (leading edge) bit 10 (b10) in data register D 0 , the following program executes a MOV instruction.


### 5.1.3 LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\ominus}^{1)}$ | $\bullet$ |

${ }^{1}$ Availability depending on serial number:

- QnU(D)(H)CPU: The serial number (first five digits) is "10102" or higher.
- QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.


## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices Jser) | File- |  | ET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ G $\square$ |  |  | DX |
| s | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Devices used as connections | bit |

## Functions Pulse NOT operation start

## LDPI leading edge

## LDFI trailing edge

LDPI is the leading edge pulse NOT operation start instruction that is on only at the leading edge of the specified bit device (when the bit device goes from on to off) or when the bit device is on or off. If a word device has been specified, LDPI is on only when the specified bit is 0,1 , or changes from 1 to 0.
LDFI is the trailing edge pulse NOT operation start instruction that is on only at the trailing edge of the specified bit device (when the bit device goes from off to on) or when the bit device is on or off. If a word device has been specified, LDFI is on only when the specified bit is 0,1 , or changes from 0 to 1 .

## Pulse NOT series connection

## ANDPI leading edge

ANDFI trailing edge
ANDPI is a leading edge pulse NOT series connection, and ANDFI is a trailing edge pulse NOT series connection.

ANDPI and ANDFI execute an AND operation with the previous operation result, and take the resulting value as the operation result.

## Pulse NOT parallel connection

ORPI leading edge
ORFI trailing edge
ORPI is a leading edge pulse NOT parallel connection, and ORFI is a trailing edge pulse NOT parallel connection. ORPI and ORFI execute an OR operation with the previous operation result, and take the resulting value as the operation result.

The on or off data used by LDPI/LDFI/ANDPI/ANDFI/ORPI/ORFI are indicated in the table below.

| Device specified by LDPI/LDFI/ANDPI/ANDFI/ORPI/ORFI Instruction | Result of LDPI/ANDPI/ORPI Instruction | Result of LDFI/ANDFI/ORFI Instruction |
| :---: | :---: | :---: |
| Bit Device/Word Device |  |  |
| $0 \rightarrow 1$ | 1 |  |
| 0 |  | 0 |
| 1 | 0 |  |
| $1 \rightarrow 0$ |  | 1 |

## Program

## Example 1

LDPI, ORFI
The following program stores 0 into DO when X 0 is on, off, or turns from on to off, or M 0 is on, off, or turns from off to on.


Program
ANDPI
Example 2
The following program stores 0 into D0 when X0 is on and b10 (bit 11) of D0 is on, off, or turns from on to off.

Ladder Diagram


### 5.2 Connection instructions

### 5.2.1 ANB, ORB

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List <br> (IEC Instruction) |  |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |
| ANB |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions

## Ladder block series connection

## ANB Block series connection

The ANB instruction (AND block) connects two or more parallel connection blocks in series and supplies an operation result for the following operations.
If more than two blocks are connected in series, after each parallel block an ANB instruction has to be programmed.
The ANB connection is an independent instruction and does not require any device.
Within one program the ANB instruction can be applied any number of times.
If more than two blocks are connected consecutively, the number of ANB instructions is limited to 15 (= 16 blocks). Exceeding this limit results in malfunction.

## Ladder block parallel connection

## ORB Block parallel connection

The ORB instruction (OR block) connects two or more series connection blocks in parallel and supplies an operation result for the following operations.
If more than two blocks are connected in parallel, after each series block an ORB instruction has to be programmed.
For block parallel connections designating one contact only an OR or ORI instruction has to be set.


The ORB connection is an independent instruction and does not require any device.
Within one program the ORB instruction can be applied any number of times.
If more than two blocks are connected consecutively, the number of ORB instructions is limited to 15 (= 16 blocks). Exceeding these limits results in malfunction.

## Program <br> Example

ANB, ORB
The following program connects the parallel connection block of X0 and X2 in series with the parallel connection block of X 1 and X 3 . The result is connected in parallel with the series connection of X4 an X5.


### 5.2.2 MPS, MRD, MPP

NOTE These instructions should not be used within the IEC editors.

CPU


## Devices



GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | MPS | $\begin{aligned} & \text { MPSMM } \\ & -\mathrm{EN}^{\text {ENO }} \end{aligned}$ | MPS_M |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: |
| - | - | - |

## Functions Operation result processing

## MPS Store operation result (memory push)

The MPS instruction stores the operation result preceding the MPS instruction.
Up to 16 consecutive MPS instructions per network can be programmed.
If the MPP instruction is used during this process, the number of uses calculated for the MPS instruction will be decremented by one.

## MRD Read operation result (memory read)

The MRD instruction reads stored operation results via an MPS instruction. The following operation executed depends on the reading result.

## MPP Read and clear operation result (memory pop)

The MRD instruction reads stored operation results via an MPS instruction. The following operation executed depends on the reading result. Then the result is cleared.
Subtracts 1 from the number of MPS instruction times of use.

The MPS, MRP and MPP instructions are independent instructions and do not require any device.
In ladder programming mode the MPS, MRD and MPP instructions are not displayed explicitly. Whether connections are of the MPS, MRD or MPP type depends on the structure of the ladder diagram.
The example on the left shows a ladder diagram applying MPS, MRD or MPP instructions. The example on the right shows a ladder diagram without MPS, MRD or MPP instructions.


The number of MPS instructions in a program must equal the number of MPP instructions. Failure to observe this will not correctly display the ladder in the ladder mode of the peripheral device.

Program

## Example 1

MPS, MRD, MPP
The following program illustrates the use of instructions for programming combined connections.


Program
MPS, MRD, MPP
Example 2
The following program illustrates the programming of instructions that output interim results in a series connection.


### 5.2.3 INV

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> Jser) |  |  | $\underset{\square}{\mathrm{JET} / \mathrm{H}}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-IG |  |  |  |
| - | - | - | - | - | - | - | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions Operation result inversion

## INV Inversion instruction

The INV instruction inverts the operation result preceding the INV instruction.

- If the result is 1 before the operation it will be 0 afterwards.
- If the result is 0 before the operation it will be 1 afterwards.


## Program Example

The following program inverts the status of X 0 and outputs the inverted signal at Y 10 .

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & x_{0} \\ & y_{10} \end{aligned}$ | $-y_{i}^{2} \Vdash \stackrel{r_{10}}{-10}$ |  | $\times 0$ $Y_{10}$ |
|  |  |  |  |  |  |

### 5.2.4 MEP, MEF

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices User) | File- |  | $\underset{\square}{\mathrm{IET} / \mathrm{H}}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-\Gロ |  |  |  |
| - | - | - | - | - | - | - | - | - |  |



GX Works2


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions Operation result into pulse conversion

## MEP Pulse generation at leading edge of operation result

The MEP instruction is used in cases where the applied instructions cannot output operation results as specified pulse output.
The MEP instruction is set after the according instruction and generates one output pulse, when the input signal changes from 0 to 1 (at leading edge). The next pulse is generated when the input is at leading edge once again.

## MEF Pulse generation at trailing edge of operation result

The MEF instruction is used in cases where the applied instructions cannot output operation results as specified pulse output. The MEF instruction is set after the according instruction and generates one output pulse, when the input signal changes from 1 to 0 (at trailing edge). The next pulse is generated when the input is at trailing edge once again.
These two instructions are especially suitable for multiple contacts connections. For example, multiple NO contacts (normally open contacts) connected in series would maintain the operation result 1 if they were all closed. If a relay was set by this operation result, it could not be reset. With a MEP instruction connected in series with these NO contacts the relay could be reset because the instruction outputs one pulse only, if the series connection result of all contacts changes from 0 to 1.

NOTE The MEP and MEF instructions will occasionally not function properly when pulse conversion is applied to contacts that are indexed by a subroutine or by a FOR/NEXT instruction. In this case, the EGP/EGF instruction has to be applied.

The MEP/MEF instruction operates with the operation results immediately prior to the MEP and MEF instructions. For this reason, an AND instruction should be used at the same position. The MEP and MEF instructions cannot be used at the LD or OR position.

## Program <br> Example

MEP
With leading edge from the series connection result at X 0 and X 1 , the following program sets the relay MO.


### 5.2.5 EGP, EGF

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices Jser) | le- |  | $\underset{\square}{\mathrm{ET} / \mathrm{H}}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ \G |  |  | V |
| d | - | - | - | - | - | - | - | - |  |

GX IEC Developer

|  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| MELSEC |  |  |

## GX Works2



## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Edge relay, storing the operation result. | bit (V only) |

## Functions

Pulse conversions of edge relay operation results EGP Switching an edge relay with leading edge of an operation result
Operation results up to the EGP instruction are stored in memory by the edge relay (V). Goes ON (continuity status) at the leading edge (OFF to ON) of the operation result up to the EGP instruction. If the operation result up to the EGP instruction is other than a leading edge (i.e., from ON to ON, ON to OFF, or OFF to OFF), it goes OFF (non-continuity status).

## EGF Switching an edge relay with trailing edge of an operation result

Operation results up to the EGF instruction are stored in memory by the edge relay (V). Goes ON at the trailing edge (from ON to OFF) of the operation result up to the EGF instruction. If the operation result up to the EGF instruction is other than a trailing edge (i.e., from OFF to ON, ON to ON, or OFF to OFF), it goes OFF (non-continuity status).
The EGP and EGF instructions are used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
The EGP and EGF instructions can be used like an AND instruction.

## Program Example

EGP
The following program first resets the index register Z 0 to 0 and then calls the subroutine UP1 (1). With leading edge XOZO is set to X0 and VOZO is set to V0. Further, DOZO is set to DO and incremented by 1 .
After returning, the index register ZO stores 1, and the subroutine is called again (2). With leading edge from $\mathrm{X} 1, \mathrm{~V} 1$ is set and D1 is incremented.


### 5.3 Output instructions

### 5.3.1 OUT

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

${ }^{1}$ Except T, C, F
GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of device to be set (1) or reset (0). | bit |

## Functions Output instruction

## OUT Out instruction (excluding timers, counters, and annunciators)

An output is set depending on the preceding input condition.
Several OUT instructions can be programmed in parallel following an input condition.
The operation result of an OUT contact can be used as input condition for the following program steps as NO contact (normally open) or NC contact (normally closed).

| OUT Instruction |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Input Condition | Output Contact | Bit Device or Word <br> Device Bit Designa- <br> tion | Contact Type |  |
|  |  | 0 | NO Contact | NC Contact |
| 0 | OFF | 1 | Non-continuity | Continuity |
| 1 | ON | Continuity | Non-continuity |  |

NOTE

## Program

## Example 1

OUT
The following program shows the programming of an OUT instruction using bit devices as outputs (Y33 through Y35).


## Program

## Example 2

See section 3.12.1 for the operation to be performed when the OUT instruction for the same device is executed more than once during one scan.


## OUT

The following program shows the programming of an OUT instruction using bits of the word device D0 (bits b5 through b7).


### 5.3.2 OUT T, OUTH T

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J |  | Special <br> Function Module U $\square$ IG $\square$ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\underset{K}{\text { Constant }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | ${ }^{1)}$ | - | - | - | - | - | - | - | - |
| 2) | - | $\bigcirc^{3)}$ | - | - | - | - | - | ${ }^{4}$ | - |

${ }^{1} \mathrm{~T}$ only
${ }^{2}$ Time setting
${ }^{3}$ Except T, C
${ }^{4}$ Specification of time settings by decimal constants (K) only. Hexadecimal constants cannot be read.
GX IEC
Developer

| MELSEC Instruction List |  |  |  | Ladder Diagram |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | out | $T$ (d) <br> Set Value | ( ${ }^{\text {L Low }}$ Speed Timer *) |  | Lowl Speed Timer |
|  |  | Set \alue |  |  | High Speed Timer |
| IEC Instruction List |  |  |  |  |  |
| TIMER_M |  | et Value | (* Low Speed Timer *) |  |  |
| TIMER_H_M |  | et \alue | (* High Speed Timer *) |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of timer | bit |
| Set value | Timer setting value | BIN 16-bit |

## Functions

## Setting timers

## OUT T Low speed timer ( 100 ms )

## OUTH T High speed timer ( 10 ms )

When the operation results up to the OUT(H) T instruction are ON, the timer coil goes ON and the timer counts up to the value that has been set. This time is designated directly by a constant or variably by the value in a data register.
After the specified time has passed (setting value $\leq$ actual value ) the succeeding input contact is set.

The operation result of the OUT(H) T contact is programmed as input condition in one (or several) following program step(s) like a common NO (normally open) or NC (normally closed) contact.
Several OUT(H) T instructions can be programmed succeeding one single input condition.
The contact responds as follows when the operation result up to the OUT instruction is a change from ON to OFF:

| Timer |  |  | Timer as Input Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type | Timer Coil | Actual Value | Prior to Time Up |  | After Time Up |  |
|  |  |  | NO contact | NC contact | NO contact | NC contact |
| $\begin{gathered} \text { Low speed } \\ (100 \mathrm{~ms}) \end{gathered}$ | OFF | 0 | Non-continuity | Continuity | Non-continuity | Continuity |
| High speed $(10 \mathrm{~ms})$ |  |  |  |  |  |  |
| Low speed ( 100 ms ), retentive | OFF | Actual value maintained | Non-continuity | Continuity | Continuity | Non-continuity |
| High speed ( 10 ms ), retentive |  |  |  |  |  |  |

To clear the present value of a retentive timer and turn the contact OFF after time up, use the RST instruction.
A negative number ( -32768 to -1 ) cannot be set as the setting value for the timer. If the setting value is 0 , the timer will time out when the OUT(H) T instruction is executed. Please note: When specifying a setting value for the timer using a word device the value is not checked whether it is in the setting range. Check the value in the user program so that a negative number is not set.
The execution of the OUT(H) T instruction performs as follows:

- The timer coil designated by d is set or reset.
- The according timer contact is set or reset.
- The time settings are refreshed.

If a program jumps to an $\operatorname{OUT}(\mathrm{H}) \mathrm{T}$ instruction while it is executed, the contact conditions and timer settings are maintained.
If one instruction is executed repeatedly within one cycle, the value of the repetitions is refreshed.
Indexing for timer coils or contacts can be conducted only by Z 0 or Z 1 . Timer setting value has no limitation for indexing.

NOTE Timer's time limit
Time limit of the timer is set in the PLC system of the PLC parameter dialog box.

| Type of Timer | Basic Model QCPU, High Perform- <br> ance model QCPU, Process CPU, <br> Redundant CPU |  | Universal model QCPU, LCPU |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Setting Range |  | Setting Unit | Setting Range |
|  |  |  |  |  |
| Low speed retentive timer | 1 ms to 1000 ms <br> (Default: 100 ms ) | 1 ms | 1 ms to 1000 ms <br> (Default: 100 ms ) | 1 ms |
| High speed timer <br> High speed retentive timer | 0.1 ms to 100.0 ms <br> (Default: 10.0 ms ) | 0.1 ms | 0.01 ms to 100.0 ms <br> (Default: 10.0 ms ) | 0.01 ms |

Please refer to section A.5.4 for more information about timers.

## Program

Example 1

## OUT T

10 seconds after setting X 0 , the following program sets the outputs Y 10 and Y 14 . A low speed timer ( $\mathrm{T} 1,100 \mathrm{~ms}$ ) is used.


Program

## Example 2

## OUT T

The following program reads the time setting via the inputs X10 to X1F in BCD data format. With leading edge from X0 BCD data is converted into BIN data first and stored in D10. After setting X2 the time setting is read. After the set time has passed Y15 is set. A low speed timer (T2, 100 ms ) is used.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> 日INP <br> LD out <br> LD <br> out | $x 0$ $K 4 \times 10$ 010 010 $x_{12}$ 010 $T 2$ $T 2$ $Y 15$ |  | $\begin{aligned} & \text { LD } \\ & \text { BINP_M } \\ & \text { LD } \\ & \text { TIMER_M } \\ & \text { LD } \\ & \text { ST } \end{aligned}$ | $x_{20}$ $K 4 \times 10, D 10$ $x_{2}$ $T C 2.010$ $T S 2$ $Y 15$ |

## Program

## Example 3

OUTH T
250 ms after setting X10 the following program sets the output Y 10 . A high speed timer ( 10 ms ) is used.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD OUTH LD OUT | x0 10 00 K 25 TO Y 10 |  | LD TIMER_H_M LD ST | X0 TC0. TSO Y10 |

### 5.3.3 OUT C

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module UП\G口 | $\begin{gathered} \text { Index Register } \\ \mathrm{Zn} \end{gathered}$ | $\underset{K}{\text { Constant }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | ${ }^{1)}$ | - | - | - | - | - | - | - | - |
| 2) | - | ${ }^{3)}$ | - | - | - | - | - | ${ }^{4)}$ | - |

${ }^{1} \mathrm{C}$ only
${ }^{2}$ Count setting
${ }^{3}$ Except T, C
${ }^{4}$ Specification of count settings by decimal constants (K) only. Hexadecimal constants cannot be read.
GX IEC
Developer


## GX Works2



## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Number of counter | bit |
| Set value | Counter setting value | BIN 16-bit |

## Functions Setting counters

## OUT C Counter

When the operation results up to the OUT instruction change from OFF to ON, 1 is added to the present value (count value).
The count up status (present value set value), and the contacts respond as follows:
No count is conducted with the operation results at ON. There is no need to perform pulse conversion on count input.
After the count up status is reached, there is no change in the count value or the contacts until the RST instruction is executed.
A negative number ( -32768 to -1 ) cannot be set as the setting value for the timer. If the set value is 0 , the processing is identical to that which takes place for 1 .
Indexing for the counter coil and contact can use only Z 0 and Z 1 . Counter setting value has no limitation for indexing.

## NOTE $\quad$ Please refer to section A.5.5 of this manual for more information about counters.

## Program <br> OUT C

Example 1
After X 0 has been set for 10 times, the following program sets Y 30 and if X 1 is set resets Y 30 .


## Program

## Example 2

OUT C
The following program sets the setting value in C 10 to $10(\mathrm{DO}=10)$ with leading edge from XO , and to $20(\mathrm{DO}=20)$ with leading edge from X 1 .
If X3 is set, the counter starts counting and sets Y30 when it reaches the setting value in D0.


### 5.3.4 OUT F

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> Jser) | le- |  | ${\underset{\sim}{\mathrm{ET} / \mathrm{H}}}^{\text {ren }}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-\Gロ |  |  |  |
| d | $\bigcirc$ | - | - | - | - | - | - | - |  |

${ }^{1}$ F only

GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Number of annunciator to be set | bit (F only) |

## Functions Output of annunciators

## OUT F Annunciator

If the input condition of an OUT F instruction is set, the annunciator is set and the following operations are performed:

- The "USER" LED ("ERR." LED for Basic model QCPU) lights up.
- The numbers of set annunciators are stored in the special registers SD64 through SD79.
- The value in SD63 is incremented by 1.

If special register SD63 stores the value 16, i.e. 16 annunciators are already ON, no further numbers are stored in the range of SD64 through SD79.

If an annunciator is reset via an OUT instruction, the condition of the "USER" LED ("ERR." LED for Basic model QCPU), and the content of the special registers SD63 through SD79 are maintained.

Annunciators, registers, and displays are cleared via the RST F instruction.

## Program

Example

## OUT F

If $\mathrm{X0}$ is set, the following program sets the annunciator F 7 . The number 7 is stored in the registers SD64 through SD79. The value in register SD63 is incremented by 1 (i.e. 1 number of annunciator stored).

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |  | $-(87)$ |  | LD <br> ST | x0 F7 |
| 1 |  |  |  |  |  |  |  |  |
|  |  |  | SD63 | 0 | $\rightarrow$ SD63 | 1 |  |  |
|  |  |  | SD64 | 0 | SD64 | 7 |  |  |
|  |  |  | SD65 | 0 | SD65 | 0 |  |  |
|  |  |  | SD66 | 0 | SD66 | 0 |  |  |
|  |  |  | SD67 | 0 | SD67 | 0 |  |  |
|  |  |  |  | ) |  | ) |  |  |
|  |  |  | SD79 | 0 | SD79 | 0 |  |  |

[^1]
### 5.3.5 SET

CPU


## Devices


${ }^{1}$ Except T, C
GX IEC
Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Number of bit device (output contact) to be set / word device bit designation. | bit |

## Functions Setting of devices

## SET Set instruction

The SET instruction consists of a SET command followed by a number (address) of device d to be set.

When the execution command is turned ON, the status of the designated device (bit device or designated bit of word device) is set to 1.
If the input condition is reset once again, the set device remains set. A device can be reset via the RST instruction.


NOTE See section 3.12 .2 for the operation to be performed when the SET instruction for the same device is executed more than once during one scan.

## Program

Example 1
SET
If X 8 is set, the following program sets the output Y 8 B . If X 9 is set, Y 8 B is reset.

| MELSEC Instruction List |  |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD SET LD RST |  |  | $\begin{array}{\|l\|l} \hline \text { LD } \\ \text { LD } \\ \hline \end{array}$ |  |

## Program

Example 2
SET
If X 8 is set, the following program sets bit 5 (b5) in D 0 from 0 to 1 . If X 9 is set, this bit is reset.


### 5.3.6 RST

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Device to be reset | bit, BIN 16-bit |

## Functions Resetting devices

## RST Reset instruction

The RST instruction consists of an RST command followed by a number (address) of device d to be reset.

After execution of the RST instruction input and output contacts of bit devices are switched off ( 0 ), actual values of timers and counters ( $\mathrm{T}, \mathrm{C}$ ) are reset to 0 and the according contacts are switched off, the designated bit of a word device is reset to 0 , and the content of word devices is reset to 0 .

The functions of the word devices designated by the RST instruction are identical to that of the MOV instruction in the following diagram on the right.


NOTE See section 3.12.2 for the operation to be performed when the RST instruction for the same device is executed more than once during one scan.

Program
Example 1

RST
With leading edge from $\mathrm{X0}$, the following program stores the content at X 10 through X 1 F in the data register D8. If X 5 is set, the content of D8 is reset to 0 .


## Program

## Example 2

RST T, C
The following program illustrates resetting of retentive timers and counters.
In the first program step T225 is set, if X4 has been set for 30 minutes (18000 seconds).
In the second program step C23 counts the number of times T225 is set.
If this timer is set for 16 times (setting value of $\mathrm{C} 23=16$ ) the output Y 55 is set.
If X 5 is set, the counter will be reset to 0 .


### 5.3.7 SET F, RST F

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) | File- |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { MNodule } \\ & \mathbf{U} \square \square \square \square \end{aligned}$ |  |  |  |
| d | ${ }^{11}$ | - | - | - | - | - | - | - | - |

${ }^{1} \mathrm{~F}$ only

GX IEC
Developer


GX Works2


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ (SET) | Number of annunciator to be set | bit (F only) |
| $d$ (RST) | Number of annunciator to be reset | bit (F only) |

## Functions Setting and resetting of annunciators

## SET F Set instruction

The SET F instruction consists of a SET command followed by an annunciator number designated by d to be set.
After execution of the input condition, the designated device number $d$ is set. The SET instruction outputs a pulse to set an annunciator.
The following procedures are executed:

- The "USER" LED lights up. ("ERR." LED for Basic model QCPUs)
- The numbers (addresses) of set annunciators are stored in the registers SD64 through SD79.
- The value in SD63 is incremented by 1.

If special register SD63 stores the value 16, i.e. 16 annunciators are already ON, no further numbers are stored in the range of SD64 through SD79.

## RST F Reset instruction

The RST F instruction consists of an RST command followed by an annunciator number designated by $d$ to be reset.
After execution of the input condition the designated device number is reset. The output signal resetting an annunciator is a pulse.

The number of a reset annunciator is cleared from the registers SD64 through SD79 and the value in register SD63 is decremented by 1. If the value in the register SD63 was 16 and annunciators are cleared from this register via an RST F instruction then those annunciator numbers are stored that could not be stored before. These annunciator numbers are stored in the cleared registers within SD64 through SD79.
If the value in special register SD63 is decremented to 0 and all annunciators are reset, the "USER" LED turns off ("ERR." LED for Basic model QCPUs).

In the diagram below F30 is set in a first step (1) but cannot be registered because there are 16 numbers already stored. In a second step (2) F90 is reset. Thus, in a third step (3) F30 can be stored in SD79 because the other stored annunciators are shifted up by one cleared register (SD65).


## Program Example

## SET F/RST F

If X 1 is set, the following program sets the annunciator F 11 . The number 11 is stored in the registers SD64 through SD79 and the value in SD63 is incremented by 1 (1). Then, if X2 is set, the annunciator F 11 is reset. The number 11 is cleared from the special registers SD64 through SD79 and the value in SD63 is decremented by 1 (2).


### 5.3.8 PLS, PLF

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) |  |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-\G] |  |  | DY |
| d | $\bullet$ | $\bigcirc$ | $\bullet$ | - | $\bigcirc$ | $\bigcirc$ | - | - | , |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Device of which the output signal is converted into a pulse | bit |

## Functions Leading edge and trailing edge output

## PLS Output at leading edge

The PLS instruction consists of the PLS command followed by the number of device $d$ to be set. The PLS instruction (pulse) with leading edge from the input condition sets a device for one program scan.

${ }^{1}$ One scan

NOTE
See section 3.12.3 for the operation to be performed when the PLS instruction for the same device is executed more than once during one scan.

If the RUN/STOP key switch on the CPU unit is set to STOP while a PLS instruction is executed, the PLS instruction will not be executed further on after the switch is set back to RUN even if the input condition is still set.


[^2]
## PLF Output at trailing edge

The PLF instruction consists of the PLF command followed by the number of device d to be set.
The PLF instruction with trailing edge from the input condition sets a device for one program scan.

${ }^{1}$ One scan

NOTE See section 3.12 .4 for the operation to be performed when the PLF instruction for the same device is executed more than once during one scan.

If the RUN/STOP switch of the CPU unit is set to STOP while a PLS instruction is executed, the PLS instruction will not be executed further on after the switch is set back to RUN even if the input condition is still set.

NOTE The device d designated by a PLS or PLF instruction remains set for more than one program scan if a CJ or similar instruction was applied to jump to the PLS or PLF instruction and the part of program was not executed.

Program
Example 1

PLS
With leading edge from X9, the following program sets the internal relay M9 for one program scan.


[^3]Program
PLF
With trailing edge from X 9 , the following program sets the internal relay M9 for one program scan.

${ }^{1}$ One scan

### 5.3.9 FF

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices ser) | le |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-19] |  |  | DY |
| d | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | - | - | - | , |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of bit device or designated bit of word device to be inverted. | bit |

## Functions Bit device output inversion

## FF Inversion of bit output device

The FF instruction inverts the operation condition of the device designated by d with leading edge at the input of the FF instruction. The device can be a bit device or a specified bit of a word device. If the condition of the output device is set (1) it will be reset ( 0 ) after inversion. If the condition of the output device is reset (0), it will be set (1) after inversion.

Program
Example 1

FF
With leading edge from X 9 , the following program inverts the output condition of Y10.

## Program <br> FF

## Example 2

With leading edge from X9, the following program inverts bit 10 (b10) of D10.


### 5.3.10 DELTA, DELTAP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices Jser) | le- |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ \G $\square$ |  |  | DY |
| d | - | - | - | - | - | - | - | - |  |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of direct access output to generate pulse at. | bit ${ }^{1)}$ |

${ }^{1}$ direct access outputs only

## Functions Generating pulses at direct access outputs

## DELTA Pulse conversion of contacts

The DELTA instruction generates a pulse at a direct access output (DY) designated by d, i.e. the output is set for a certain time only.
If the output designated by the DELTA instruction is DYO, the executed function is identical to that of the SET/RST instruction (see diagram).
The DELTA $(P)$ instruction is used by commands for leading edge execution in special function units.


Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The number of output designated by d exceeds the output range.
(Error code 4101)

Program
DELTAP
Example
With leading edge from X 20 , the following program presets CH 1 of the AD61 output unit mounted at slot 0 of the main base unit. The preset value 0 is stored at addresses 1 and 2 of the AD61 buffer memory. The DELTAP instruction outputs the preset instruction at DY11.


### 5.4 Shift instructions

### 5.4.1 SFT, SFTP

CPU


## Devices


${ }^{1}$ Except $T$ and $C$
GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | d | $-\mathrm{ENFT}^{\text {SFTM }} \begin{array}{r} \text { ENO } \\ \mathrm{d} \end{array}$ | SFT_M $\quad$ d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Number of device to be shifted. | bit |

## Functions Shift instruction

## SFT Shifting bit devices

The SFT instruction shifts devices by one bit. Devices are only shifted via the SFTP instruction, if the input condition is set (leading edge).
The instruction shifts the condition of a device (specified by $\mathrm{d}-1$ ) to the destination address d . The condition of the device with the lower address $d-1$ is reset. Turn the first device to be shifted ON with the SET instruction.
If several SFT instructions are applied consecutively, the program starts from the device with the higher number.
The program below sets the internal relay M10 if X 2 is set $(2,3)$. The condition of M 10 (1) is shifted via the SFT P instruction within the shift range (1).


If bits in word devices are shifted, the condition $(0 / 1)$ of the bit $d-1$ is shifted to $d$. The bit $d-1$ is reset after the SFT instruction. In the following illustration bit 5 (b5) in D0 is shifted. Bit 4 (b4) is reset after execution of the instruction.


Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU and LCPU only.)
(Error code 4101)

Program Example

SFT
With leading edge from X 8 , the following program shifts the condition of Y 57 to Y 5 B . With leading edge from $\mathrm{X} 7, \mathrm{Y} 57$ is set.


### 5.5 Master control instructions

### 5.5.1 MC, MCR

NOTE These instructions should not be used within the IEC editors.

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

Devices


GX IEC Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Level of nesting (N0 - N14). | Nesting |
| $d$ | Number of device to set nesting. | bit |

## Functions Setting and resetting master control

## General notes

The MC instruction is applied to create highly efficient ladder switching sequence programs. After setting the input condition, the program part between the destination $d$ and the MCR instruction is executed. The master control regions are distinguished by nesting (N). Nesting can be performed from N0 through N14.
Since the GX IEC Developer Software does not allow a vivid programming of the MC/MCR instruction, here the ladder diagrams of the GX Works2 Software are shown as an illustration.

The ladder diagram illustrates the function of the MC instruction. If the input X0 is reset, the program part in level 1 (designated by N 1 ) is skipped (1). If X 0 is set, the program part from N 1 to the MCR instruction is executed (2).

When programming in the ladder mode, it is not necessary to input MC contacts on the vertical bus. These are displayed automatically.


## MC Activating indicated program parts

The MC instruction is the start instruction for master control to process a specified program part. If the input condition of the MC instruction is set, the devices between the MC and the MCR instruction are processed regularly.
The devices between the MC and the MCR instruction are even processed after the input condition of the MC instruction is reset. Therefore, the program scan time in this case is not decreased. When the input condition is reset, the devices between the MC and the MCR instruction are processed as follows:

| Devices | Processing |
| :---: | :---: |
| 10 ms timer |  |
| 100 ms timer | Count value setting is reset to 0. <br> Input and output contacts are reset (0). |
| Retentive 10 ms timer <br> Retentive 100 ms timer <br> Counter | Count value setting and condition of input contacts remai- <br> ned. Output contact is reset (0). |
| Devices in the OUT instruction | All outputs are reset. |
| Devices in the SET, RST, and SFT instruction | Actual status remained. |

NOTE If an instruction that does not require any input condition (e.g. FOR/NEXT, EI, DI) is placed between the MC and MCR instructions, this instruction is executed by the PLC without regard to the input condition of the MC instruction.

For one MC instruction, identical nesting levels $n$ are allowed, provided that different numbers (addresses) of devices are set.

After setting the MC instruction the device designated by $d$ is set. If this device is designated as input condition elsewhere in the program, the contacts are processed as double contacts and set or reset in parallel. Therefore, the device designated by d should not be used within other instructions.

## MCR Deactivating indicated program parts

The MCR instruction resets the MC instruction and indicates the end of the program part for master control.

The MCR instruction must not be set via an input contact.

Notes on programming nesting numbers (addresses):
Nesting can be performed from N0 to N14. The first master control region designated by the MC instruction has to start with the lowest nesting address and the first MCR instruction has to start with the highest nesting address. If nesting addresses are designated in a different order, the nesting levels $(1,2)$ are not processed accurately by the PLC. The following diagram illustrates this case.


If several MCR instructions are progammed consecutively, the program can be shortened by placing one MCR instruction only with the lowest nesting address to finish all MC program parts.


Program
MC, MCR
Example
The MC instruction designates a nesting address N to specify the nesting level. Nesting addresses can be designated within N0 to N14.
The nesting addresses determine the execution sequence of MC program parts. The following program illustrates designation of different execution levels by nesting addresses. For better comprehensibility the GX Works2 ladder diagram is shown:


In addition the GX IEC Developer ladder diagram is shown:


### 5.6 Termination instructions

### 5.6.1 FEND

NOTE This instruction should not be used within the IEC editors.

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  | FEND |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions End of main routine program

## FEND End of program branches

The FEND instruction specifies the end of a program branch. This branch can either be a main routine program or a subroutine program.
After execution of the FEND instruction the program jumps to the END instruction. The execution of internal processes like timer/counter processing or CPU self-diagnostics check begin at program step 1 again.
The program example on the left shows the termination of program branches invoked via the CJ (conditional jump) instruction.

After execution of the $C J$ instruction the invoked program part is executed up to the next FEND instruction. Without execution of the $C J$ instruction the program jumps back to program step 0 after the next FEND instruction.

The program example on the right shows the execution of the FEND instruction in order to split a main routine program from a sub-routine or interrupt program.


[^4]NOTE In the instruction list of the GX Works2 the FEND instruction has to be programmed by the user. After this program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming the IEC editor can be used. In that case the FEND instruction would be set by the GX IEC Developer compiler automatically.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The FEND instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction. (Error code 4211)
- The FEND instruction is executed after a FOR instruction and before a NEXT instruction. (Error code 4200)
- The FEND instruction is executed during an interrupt program and before an IRET instruction. (Error code 4221)
- The FEND instruction is executed after a CHKCIR instruction and before a CHKEND instruction. (Error code 4230)
- The FEND instruction is executed after an IX instruction and before an IXEND instruction. (Error code 4231)


### 5.6.2 END

NOTE $\quad$ This instruction should not be used within the IEC editors.

CPU


Devices


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  | END |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions End of sequence program

## END End of sequence program

The END instruction specifies the end of a program. Executing the END instruction the program jumps back to program step 0.

${ }^{1}$ Sequence program

The END instruction cannot be applied in a program routine. A program routine is terminated by the FEND instruction.

If the END instruction is missing in a program an error message is returned when starting the program, and the program execution is terminated by the PLC. Without the END instruction operation errors even occur, if the capacity of a subprogram is set by parameters.
The following diagram illustrates appropriate programming of the END and FEND instruction:


[^5]
## Operation <br> In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

 Errors- The jump destination of a CJ, SCJ, or JMP instruction is allocated after the END instruction.
- A subprogram or interrupt routine allocated after the END instruction is called.
- The END instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction. (Error code 4211)
- The END instruction is executed after a FOR instruction and before a NEXT instruction. (Error code 4200)
- The END instruction is executed during an interrupt program and before an IRET instruction. (Error code 4221)
- The END instruction is executed after a CHKCIR instruction and before a CHKEND instruction. (Error code 4230)
- The END instruction is executed after an IX instruction and before an IXEND instruction. (Error code 4231)


### 5.7 Miscellaneous instructions

### 5.7.1 STOP

CPU


## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices Jser) |  |  | IET/H | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \mathbf{G} \square \end{aligned}$ |  | K, H (16\#) | U |
| - | - | - | - | - | - | - | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions

## Operation

 Errors
## Program Example

Sequence program stop

## STOP Stop instruction

If the input condition of the STOP instruction is set, all outputs $(\mathrm{Y})$ are reset and all operations of the PLC are terminated. The STOP instruction has the same function as the STOP position of the RUN/STOP key switch on the CPU.

On execution of the STOP instruction the bit b4 through bit b7 in special register SD203 store the binary value 3 .

${ }^{1}$ Binary value 3
In order to restart the operation of the PLC the RUN/STOP switch has to be switched to STOP and then to RUN again.

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The STOP instruction is executed after a CALL, FCALL, ECALL, EFCALL or XCALL instruction and before a RET instruction. (Error code 4211)
- The STOP instruction is executed after a FOR instruction and before a NEXT instruction. (Error code 4200)
- The STOP instruction is executed during an interrupt program and before an IRET instruction. (Error code 4221)
- The STOP instruction is executed after a CHKCIR instruction and before a CHKEND instruction.
(Error code 4230)
- The STOP instruction is executed after an IX instruction and before an IXEND instruction. (Error code 4231)
- The STOP instruction was executed during the fixed scan execution type program. (For the Universal model QCPU and LCPU only) (Error code 4223)

STOP
If X 8 is set the following program terminates operation. All following program steps are executed after switching the RUN/STOP switch to STOP and to RUN again.


### 5.7.2 NOP, NOPLF, PAGE $n$

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer


NOTE The NOP instruction does not work with the IEC editors. The only way to program this instructions is by using the MELSEC instruction list.


## Functions No operation program step

## NOP No operation program step

The NOP instruction is a no-operation instruction that does not affect any other operations or program parts. The NOP instruction creates an empty logical program step that can be replaced by other program instructions during the development of a new program.

The NOP instruction is especially suitable for the following cases:

- To provide space for debugging sequence programs.
- To delete an instruction (over write it) without changing the number of steps.
- To delete an instruction temporarily for later editing.

NOTE After finishing program editing the NOP instructions should be deleted where possible in order to shorten program scan time.

## NOPLF To change pages during printouts

The NOPLF instruction is a no-operation instruction that does not affect any other operations or program parts. The NOPLF is used when printing from a peripheral device to force a page change at any desired location.

When printing ladders:

- A page break will be inserted between ladder blocks with the presence of the NOPLF instruction.
- The ladder cannot be displayed correctly if an NOPLF instruction is inserted in the midst of a ladder block.
Do not insert an NOPLF instruction in the midst of a ladder block.
When printing instruction lists:
- The page will be changed after the printing of the NOPLF instruction.

Refer to the Operating Manual for the peripheral device in use for details of printouts from peripheral devices.

## PAGE $\mathbf{n}$ Subsequent programs will be controlled from step $\mathbf{0}$ of page $\mathbf{n}$

This is a no operation instruction that has no impact on any operations up to that point. No processing is performed at peripheral devices with this instruction.

## Program

## Example 1

NOP
The following program contains a NOP instruction to replace the contact connection AND for debugging purposes.

| MELSEC | LD | X8 |
| :--- | :--- | :--- | :--- |
|  | AND | Y97 |
|  | AND | Y96 |
|  | ANI | Y96 |
| OUT | Y12 |  |

$\left(\|\left.\left.^{x 8}\right|^{\text {Y97 }}\right|^{\text {Y9 }}\right.$ $\qquad$

Program

## Example 2

NOP
The following program example contains a NOP instruction to replace an LD instruction.

| MELSEC | LD | \%0 |
| :---: | :---: | :---: |
|  | OUT | $Y 16$ |
|  | LD | $\times 56$ |
|  | AND | T3 |
|  | OUT | Y66 |



| MELSEC | LD | x0 |
| :---: | :---: | :---: |
|  | OUT | Y16 |
|  | NOP |  |
|  | AND | T3 |
|  | OUT | Y66 |



NOP
Example 3
The following program example contains a NOP instruction to replace an LD instruction.


NOTE
Input contacts (LD, LDI) should be replaced by a NOP instruction carefully, because the logical structure of the program is changed considerably.

## Program

## Example 4

NOPLF
The following program example shows the results of a NOPLF instruction.
$\square$
Printing the ladder will result in the following:


Printing an instruction list with the NOPLF instruction will result in the following:


Program Example 5

PAGE n


## 6 Application Instructions, Part 1

The application instructions, part 1 comprise instructions that process numerical 16-bit and 32-bit data, floating point data, and character string data. Commonly, these basic instructions perform comparison and arithmetic operations.

| Instruction | Meaning |
| :--- | :--- |
| Comparison operation instruction | Compares data to data (e.g. $=,>, \geq$ ) |
| Arithmetic operation instruction | Adds, subtracts, multiplies, divides, increments, and <br> decrements BIN and BCD data, floating point data, and <br> BIN block data <br> Links character strings |
| Data conversion instruction | Converts data types (e.g. BCD $\rightarrow$ BIN, BIN $\rightarrow$ BCD) |
| Data transfer instruction | Transmits designated data |
| Program branch instruction | Program jump commands |
| Program execution control instruction | Enables and disables program interrupts |
| Refresh instruction | Refreshes bit devices, links, and I/O interfaces |
| Other convenient instructions | Count 1- or 2-phase input up or down, <br> teaching timer, special function timer, <br> rotary table near path rotation control, ramp signal, <br> pulse density measurement, fixed cycle pulse output, <br> pulse width modulation, matrix input |

### 6.1 Comparison operation instructions

Comparison operation instructions compare data values (e.g. equal to $=$, greater than $>$, less than <). Programming the comparison operation instructions is similar to the corresponding basic instructions:

LD, $\mathrm{LDI} \Rightarrow \mathrm{LD}=$, LDD $=$
AND, ANI $\Rightarrow$ AND $=$, ANDD $=$
$\mathrm{OR}, \mathrm{ORI} \Rightarrow \mathrm{OR}=, \mathrm{ORD}=$

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor | Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| equal | LD= | LD_EQ_M | less equal | LD<= | LD_LE_M |
|  | AND= | AND_EQ_M |  | AND<= | AND_LE_M |
|  | $\mathrm{OR}=$ | OR_EQ_M |  | $\mathrm{OR}<=$ | OR_LE_M |
|  | LDD= | LDD_EQ_M |  | LDD<= | LDD_LE_M |
|  | ANDD= | ANDD_EQ_M |  | ANDD<= | ANDD_LE_M |
|  | ORD= | ORD_EQ_M |  | ORD<= | ORD_LE_M |
|  | LDE= | LD_EEQ_M |  | LDE<= | LD_ELE_M |
|  | ANDE= | AND_EEQ_M |  | ANDE<= | AND_ELE_M |
|  | ORE= | OR_EEQ_M |  | ORE<= | OR_ELE_M |
|  | LDED= |  |  | LDED<= |  |
|  | ANDED= |  |  | ANDED<= |  |
|  | ORED= |  |  | ORED<= |  |
|  | LD\$= | $\begin{gathered} \text { LD_STRING } \\ \text { _EQ_M } \end{gathered}$ |  | LD\$<= | LD_STRING <br> _LE_M |
|  | AND\$= | $\begin{gathered} \text { AND_STRING } \\ \text { _EQ_M } \end{gathered}$ |  | AND\$<= | AND_STRING _LE_M |
|  | OR\$= | $\begin{gathered} \text { OR_STRING } \\ \text { _EQ_M } \end{gathered}$ |  | OR\$<= | OR_STRING _LE_M |
|  | BKCMP= | BKCMP_EQ_M |  | BKCMP<= | BKCMP_LE_M |
|  | BKCMP=P | BKCMP_EQP_M |  | BKCMP<=P | BKCMP_LEP_M |
|  | DBKCMP= |  |  | DBKCMP<= |  |
|  | DBKCMP=P |  |  | DBKCMP<=P |  |


| Function |  | MELSEC Instruction in IEC Editor | Function |  | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\neq$ <br> not equal | LD<> | LD_NE_M | less than | LD< | LD_LT_M |
|  | AND<> | AND_NE_M |  | AND< | AND_LT_M |
|  | OR<> | OR_NE_M |  | OR< | OR_LT_M |
|  | LDD<> | LDD_NE_M |  | LDD< | LDD_LT_M |
|  | ANDD<> | ANDD_NE_M |  | ANDD< | ANDD_LT_M |
|  | ORD<> | ORD_NE_M |  | ORD< | ORD_LT_M |
|  | LDE<> | LD_ENE_M |  | LDE< | LD_ELT_M |
|  | ANDE<> | AND_ENE_M |  | ANDE< | AND_ELT_M |
|  | ORE<> | OR_ENE_M |  | ORE< | OR_ELT_M |
|  | LDED<> |  |  | LDED< |  |
|  | ANDED<> |  |  | ANDED< |  |
|  | ORED<> |  |  | ORED< |  |
|  | LD\$<> | $\underset{\text { LD_STRING }}{\text { _NE_M }}$ |  | LD\$< | $\underset{\text { LLT_M }}{\text { LTARG }}$ |
|  | AND\$<> | AND_STRING _NE_M |  | AND\$ < | AND_STRING _LT_M |
|  | OR\$<> | OR_STRING _NE_M |  | OR\$< | $\underset{\text { OR_STRING }}{\text { _LT_M }}$ |
|  | BKCMP<> | BKCMP_NE_M |  | BKCMP< | BKCMP_LT_M |
|  | BKCMP<>P | BKCMP_NEP_M |  | BKCMP<P | BKCMP_LTP_M |
|  | DBKCMP<> |  |  | DBKCMP< |  |
|  | DBKCMP<>P |  |  | DBKCMP<P |  |
|  | LD> | LD_GT_M | $\geq$ <br> greater equal | LD>= | LD_GE_M |
|  | AND> | AND_GT_M |  | AND>= | AND_GE_M |
|  | OR> | OR_GT_M |  | OR>= | OR_GE_M |
|  | LDD> | LDD_GT_M |  | LDD>= | LDD_GE_M |
|  | ANDD> | ANDD_GT_M |  | ANDD>= | ANDD_GE_M |
|  | ORD> | ORD_GT_M |  | ORD>= | ORD_GE_M |
|  | LDE> | LD_EGT_M |  | LDE>= | LD_EGE_M |
|  | ANDE> | AND_EGT_M |  | ANDE>= | AND_EGE_M |
|  | ORE> | OR_EGT_M |  | ORE>= | OR_EGE_M |
|  | LDED> |  |  | LDED>= |  |
|  | ANDED> |  |  | ANDED>= |  |
|  | ORED> |  |  | ORED>= |  |
|  | LD\$> | $\begin{gathered} \text { LD_STRING } \\ \text { _GT_M } \end{gathered}$ |  | LD\$>= | LD_STRING |
|  | AND\$> | AND_STRING _GT_M |  | AND\$>= | AND_STRING _GE_M |
|  | OR\$> | OR STRING _GT_M |  | OR\$>= | OR STRING _GE_M |
|  | BKCMP> | BKCMP_GT_M |  | BKCMP>= | BKCMP_GE_M |
|  | BKCMP>P | BKCMP_GTP_M |  | BKCMP>=P | BKCMP_GEP_M |
|  | DBKCMP> |  |  | DBKCMP>= |  |
|  | DBKCMP>P |  |  | DBKCMP>=P |  |

NOTE Within the IEC editors please use the IEC commands. IEC Commands

| Function | IEC Command | Meaning |
| :---: | :---: | :---: |
| $=$ | EQ | Equal |
| $<>$ | NE | Not equal |
| $<=$ | LE | Less equal |
| $<$ | LT | Less than |
| $>=$ | GE | Greater equal |
| $>$ | GT | Greater than |

## Execution Conditions

The following illustration shows the execution conditions for the various comparison operation instructions.

$\square=1=O N$
$\square=0=$ OFF

NOTE When s1 and s2 are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b15) is "1" is designated as a constant, the value is considered as a negative $B I N$ value in comparison operation.

The result of the comparison operation $16 \# 8000>16 \# 7999$ is FALSE (0), although TRUE (1) would be expected. The values are converted to BIN data and therefore bit 15 (b15) is set. If bit 15 is set, the value becomes negative.

Program
Example 1

Comparison of two-digit $B C D$ values:


8731H is processed as -30927 and 568 H as 1384 . The comparison operation then is -30927 > 1384 and Y10 is not set.

NOTE For comparison operation instructions with 32-bit data, the numerical input value has to be determined by a 32-bit instruction like DMOV. The instruction will not be carried out correctly, if the value was determined by a 16-bit instruction like MOV, because a 32-bit instruction always applies the $n$ and $(n+1)$ data value.

## Program Comparison instruction with 32-bit data

## Example 2



The example shows two comparison operations with 32-bit data. The first program sets M5, because both values are determined by the 32-bit instruction DMOV.

The second program has no definite result, because the value in the upper bytes is not defined definitely.

[^6]$$
=,<>,>,<=,<,>=
$$
6.1.1 $=,\langle \rangle,\rangle,\langle=,\langle\rangle=$,

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special Function Module UП\G口 | $\begin{array}{\|l\|} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |
| s2 | $\bullet$ | $\bigcirc$ | - | - | $\bigcirc$ | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | LD_EO_M | s1.s2 |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data | BIN 16-bit |
| s2 |  |  |

## Functions BIN 16-bit data comparison

$=,<>,>,<=,<,>=$ Comparison operation instructions
A 16-bit comparison operation instruction consists of the instruction itself and two designated devices s1 and s2 to be compared.
The result of the comparison operation is binary ("1" if the comparison is true, " 0 " if the comparison is false). The binary result can be processed as a logical connection result.

The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $<>$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ | $\mathrm{~s} 1=\mathrm{s} 2$ |
| $>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $>=$ | $\mathrm{s} 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

NOTE When s1 and s2 are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b15) is "1" is designated as a constant, the value is considered as a negative $B I N$ value in comparison operation.

Program Comparison operation instruction =
Example 1
The following program compares the data at X0 to XF with the data in D3. It turns ON Y33, if the data are equal.

| MELSEC Instruction List |  |  |  | Ladder Diagram |  | IEC Instruc | List |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & K_{440}^{0} \\ & D 2 \\ & Y 33 \end{aligned}$ |  |  | $\begin{gathered} Y 33 \\ -(y) \end{gathered}$ | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{LD}=\mathrm{EO} \text { _M } \\ & \mathrm{ST}^{-} \end{aligned}$ | $\begin{aligned} & \text { TRUE } \\ & \text { K4XW, D3 } \\ & Y_{33} \end{aligned}$ |

Program Comparison operation instruction <>
Example 2 The following program compares BIN value 100 to the data in D3. It turns ON Y33, if the data in D3 is not equal to 100.


Program Comparison operation instruction >
Example 3 The following program compares BIN value 100 to the data in D3. It turns ON Y33, if the data in D3 is less than 100 and M3 is set. Y33 is also switched ON, if M8 and M3 are set.


Program Comparison operation instruction <=

## Example 4

The following program compares the data in D0 to the data in D3. It turns ON Y33, if the data in D0 is less than or equal to D3. Y33 is also switched ON, if M8 and M3 are set.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD AND $0 \mathrm{R}<=$ OUT | M3 M D0 D3 D33 |  | LD M3 <br> AND MB <br> OR_LE_M D0. <br> ST  <br> ST  |

### 6.1.2 $D=, D<>, D>, D<=, D<, D>=$

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data. | BIN 32-bit |
| s2 |  |  |

## Functions BIN 32-bit data comparison

$D=D<>, D>, D<=, D<, D>=$ Comparison operation instructions
A 32-bit comparison operation instruction consists of the instruction itself and two designated devices s1 and s2 to be compared.
The result of the comparison operation is binary ("1" if the comparison is true, " 0 " if the comparison is false). The binary result can be processed as a logical connection result.
The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathrm{D}=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $\mathrm{D}<>$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ | $\mathrm{~s} 1=\mathrm{s} 2$ |
| $\mathrm{D}>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $\mathrm{D}<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $\mathrm{D}<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $\mathrm{D}>=$ | $\mathrm{s} 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

NOTE When s1 and s2 are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b15) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.

## Program Comparison operation instruction D=

Example 1 The following program compares the data at X0 to X1F with the data in D3 and D4. It turns ON Y33 if the data are equal.


Program Comparison operation instruction D<>
Example 2 The following program compares BIN value 38000 to the data in D3 and D4. It turns ON Y33, if M3 is set and the data in D3 and D4 are not equal to 38000 .


## Program Comparison operation instruction D>

## Example 3 <br> The following program compares BIN value -80000 to the data in D3 and D4. It turns ON Y33,

 if M3 is set and the data in D3 and D4 are less than -80000. Y33 is also switched ON, if M3 and M8 are set.| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| melsec | LD <br> LDD> <br> or <br> ANB <br> OUT | M3 <br> K-80000 <br> D3 <br> M8 <br> Y33 |  | LD MB <br> AND MB <br> ORD_GTM KB <br> K-8000 $^{2}$, var_D  <br> ST $Y_{33}$ |

Program Comparison operation instruction $\mathrm{D}<=$

## Example 4

The following program compares the data in D0 and D1 to the data in D3 and D4. Y33 is set, if the data in D3 and D4 are greater than or equal to D0 and D1. Y33 is also switched ON if M3 and M8 are set.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.1.3 $E=E<>, E>, E<=, E<, E>=$

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Available only in multiple Universal model QCPU and LCPU

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | 51 $s 2$ | $\begin{aligned} & -\mathrm{EN}^{\text {LD_EGT_M }} \begin{array}{l} \text { ENO } \\ -\mathrm{si} \\ -\mathrm{s} 2 \end{array} \end{aligned}$ | $\text { LD_EGT_M } \quad s 1, s 2$ |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data. | Real number |
| s2 |  |  |

## Functions Floating point data comparisons (Single precision)

$E=E<>, E>, E<=, E<, E>=$ Comparison operation instructions
A comparison operation instruction for floating point data consists of the instruction itself and two designated devices s1 and s2 to be compared.
The result of the comparison operation is binary ("1" if the comparison is true, " 0 " if the comparison is false). The binary result can be processed as a logical connection result.
The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | 1 | 0 |
| $E=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ |
| E<> | $s 1 \neq s 2$ | $\mathrm{s} 1=\mathrm{s} 2$ |
| E> | s1 > s2 | $\mathrm{s} 1 \leq \mathrm{s} 2$ |
| E<= | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{s} 1>\mathrm{s} 2$ |
| E< | s1<s2 | $\mathrm{s} 1 \geq \mathrm{s} 2$ |
| $E>=$ | $\mathrm{s} 1 \geq \mathrm{s} 2$ | s1<s2 |

NOTE In some cases, rounding errors appear and floating point values that were equal before the comparison operation are not equal afterwards. In the following example MO is not switched ON:


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the designated device is -0. (For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU) (Error code 4100)
NOTE: There are CPU modules that will not result in an operation error if -0 is specified. Refer to section 3.5.1 for details.
- The value of the specified device is outside the following range:
$0, \pm 2^{-126} \leq$ (Value) $< \pm 2^{128}$
(For the Universal model QCPU, LCPU)
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)


## Program

## Example 1

Comparison operation instruction $\mathrm{E}=$
The following program compares floating point data in D0 and D1 to floating point data in D3 and D4. It turns ON Y33, if the data are equal.

| MELSEC Instruction List |  |  |  | Ladder Diagram |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LDE= } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & \mathrm{D} 0 \\ & \mathrm{D} 33 \\ & \mathrm{Y} 33 \end{aligned}$ |  |  | $-{ }^{83}$ | $\begin{aligned} & \text { LD } \\ & \text { LD_EEO_M } \\ & \text { ST } \end{aligned}$ | $\begin{aligned} & \text { TRUE } \\ & \text { var_D0, var_D3 } \\ & y_{33} \end{aligned}$ |

## Program Comparison operation instruction E<>

## Example 2

The following program compares the floating point real number 1.23 to a floating point real number in D3 and D4. It turns ON Y33, if M3 is set and the data in D3 and D4 are not equal to 1.23.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD ANDES> OUT | $\begin{aligned} & \text { MB } \\ & \text { E1.23 } \\ & \text { D3 } \\ & \text { Y33 } \end{aligned}$ |  | $\begin{array}{ll}  & \\ \hline \text { LD } & \text { M3 } \\ \text { AND_ENE_M } & 1.23, \text { var_D3 } \\ \text { ST } & \text { Y33 } \end{array}$ |

## Program Comparison operation instruction E>

## Example 3

The following program compares floating point data in D0 and D1 to floating point data in D3 and D4. It turns ON Y3, if M3 is set and the data in D3 and D4 are less than the data in D0 and D1.

Y3 is also switched ON, if M3 and M8 are set.


## Program Comparison operation instruction $\mathrm{E}<=$

## Example 4

The following example compares a floating point number in D0 and D1 to the floating point number 1.23. It turns ON Y33, if the data in D0 and D1 are less than or equal to 1.23. Y33 is also switched ON, if M3 and M8 are set.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.
6.1.4 ED=, ED<>, ED>, ED<=, ED<, ED>=

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices

|  | Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module U $\square \mathbf{G} \square$ | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | $\underset{E}{\text { Constant }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |

GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data. | Real number |
| s2 |  |  |

## Functions Floating decimal point data comparisons (Double precision)

 $E D=, E D<>, E D>, E D<=, E D<, E D>=$ Comparison operation instructionsA comparison operation instruction for 64-bit floating point data consists of the instruction itself and two designated devices $s 1$ and $s 2$ to be compared.
The result of the comparison operation is binary ("1" if the comparison is true, " 0 " if the comparison is false). The binary result can be processed as a logical connection result.

The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $E D=$ | $s 1=s 2$ | $s 1 \neq s 2$ |
| $E D<>$ | $s 1 \neq s 2$ | $s 1=s 2$ |
| $E D>$ | $s 1>s 2$ | $s 1 \leq s 2$ |
| $E D<=$ | $s 1 \leq s 2$ | $s 1>s 2$ |
| $E D<$ | $s 1<s 2$ | $s 1 \geq s 2$ |
| $E D>=$ | $s 1 \geq s 2$ | $s 1<s 2$ |

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value of the specified device is not within the following range:
$0, \pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the designated device is -0 .
(Error code 4140)


## Program Comparison operation instruction ED= <br> Example 1 The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

Program Comparison operation instruction ED<>
Example 2 The following program compares the floating decimal point real number 1.23 with the 64-bit floating decimal point real number data at D4 to D7.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

Program Comparison operation instruction ED>
Example 3 The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

Program Comparison operation instruction ED<=
Example 4 The following program compares the 64-bit floating decimal point data at D0 to D3 with the floating decimal point real number 1.23.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

NOTE Since the number of digits of the real number that can be input by a programing tool is up to 15 digits, the comparison with the real number whose number of significant digits is 16 or more cannot be made by the instruction shown in this section.

When judging match/mismatch with the real number whose significant digits is 16 or more by the instruction in this section, compare it with the approximate values of the real number to be compared and judge by the sizes.

EXAMPLE 1 When judging the match of E1.234567890123456+10 (number of significant digits is 16) and the double-precision floating-point data:


EXAMPLE 2 When judging the mismatch of E1.234567890123456+10 (Number of significant digits is 16) and the double-precision floating-point data:

\$ =, \$ < >, \$ >, \$ < =, \$ <, \$ > =
6.1.5 $\$=, \$<>, \$>, \$<=, \$<, \$>=$

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special <br> Function <br> Module <br> U $\square \mathbf{G} \square$ | $\begin{array}{\|c} \text { Index Register } \\ \mathrm{Zn} \end{array}$ | Constant \$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or first number of the device storing comparative data | Character string |
| s2 |  |  |

## Functions Character string data comparison

\$=, \$<>, \$>, \$<=, \$<, \$>= Comparison operation instructions
A comparison operation instruction for character string data consists of the instruction itself and two designated devices s1 and s2 to be compared.
The result of the comparison operation is binary ("1" if the comparison is true, " 0 " if the comparison is false). The binary result can be processed as a logical connection result. The comparison is performed with character string data in ASCII code character by character, beginning with the first character in the string.

The s1 and s2 character strings include all characters from the designated device number up to the next device storing the code " 00 H ".
If all character strings match, the comparison result for the operations $\$=, \$<=, \$>=$ is 1 .
(s1) +1

| 42н (B) | 41н (A) |
| :---: | :---: |
| 44н (D) | 43н (C) |
| 00H | 45н (E) |

(s2)+1
(s2)+2

| 42H (B) | 41н (A) |
| :---: | :---: |
| 44н (D) | 43н (C) |
| 00H | 45н (E) |

If the character strings are different, the character string with the larger character code will be the larger one.
Below, the comparison result for the operations $\$\rangle, \$\rangle, \$\rangle=$ is 1 .
s1
(s1) +1
(s1) +2
b15--- b8 b7--- b0

| $42 \mathrm{H}(\mathrm{B})$ | $41 \mathrm{H}(\mathrm{A})$ |
| :--- | :--- |
| $44 \mathrm{H}(\mathrm{D})$ | $43 \mathrm{H}(\mathrm{C})$ |
| 00 H | $46 \mathrm{H}(\mathrm{F})$ |

"ABCDF"

| $\begin{aligned} & \text { \$<> } \\ & \text { \$> } \\ & \text { \$>= } \end{aligned}$ | s2 <br> (s2) +1 <br> (s2)+2 | 42H (B) | 41н (A) |
| :---: | :---: | :---: | :---: |
|  |  | 44H (D) | 43н (C) |
|  |  | 00H | 45 (E) |

If the character strings are different, the first different sized character code determines whether the character string is larger or smaller.
Below, the comparison result for the operations $\$\rangle, \$\rangle, \$>=$ is 1 .
(s1)+1
(s1) +2
b15-- b8 b7--- b0

| $32 H(2)$ | $31 н(1)$ |
| :--- | :--- |
| $33 H(3)$ | $34 H(4)$ |
| $00 H$ | $35 H(5)$ |



If the character strings are of different lengths, the data with the longer character string will be larger.

Below, the comparison result for the operations $\$<\rangle, \$\rangle, \$\rangle=$, is 1 .


Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The code " 00 H " does not exist within the relevant device range of s 1 and s 2 .
(Error code 4101)
- The character string of $s 1$ and $s 2$ exceeds 16383 characters.
(Error code 4101)

NOTE The character string data comparison instruction also checks the device range.
Even though, in cases where one character string exceeds the device range, character string data is being compared and non-matching characters within the device range are detected. The comparison operation results are output without returning an error code.


In the example shown above, the s1 character string exceeds the device range, and the most significant 16 bits ( $D 12288$ ) were renamed W0. Nevertheless, the comparison result is 0 , because the second character in s1 is detected as different from that in s2. In this case no error code regarding the device range is returned.

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

## Program

## Example 1

Comparison operation instruction \$=
The following program compares character string data in D0 to character string data in D3. It turns ON Y33, if the data are equal.


Program Comparison operation instruction \$<>
Example 2 The following program compares the character string "ABCDEF" to character string data in D10. It turns ON Y33, if the data are not equal.


## Program Comparison operation instruction \$>

## Example 3

The following program compares character string data in D10 to character string data in D100. It turns ON Y33, if character string data in D10 is greater.


## Program Comparison operation instruction $\$<=$

## Example 4

The following program compares character string data in D0 to the character string "12345". Y33 is set, if character string data in D0 is less than or equal to "12345".


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.1.6 BKCMP, BKCMPP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special <br> Function <br> Module <br> U $\square \mathbf{G} \square$ | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | EC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | BKCMP $>=$ $s 1$ <br>  $s 2$ <br>  $d$ <br>  $n$ |  | 日KCMP_GE_M s1.s2.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or first number of the device storing comparative data | BIN 16-bit |
| s2 | First number of devices storing comparative data | BIN 16-bit |
| d | First number of device storing results of comparison operation | Bit |
| $n$ | Number of data blocks compared | BIN 16-bit |

## Functions BIN block data comparisons

## BKCMP Comparison operation instructions

A comparison operation instruction for BIN block data consists of the instruction itself, two designated devices s1 and s2 to be compared, a device d to store the result, and the number of datablocks to be compared.

It compares the nth BIN 16-bit block in s1 to the nth BIN 16-bit block in s2, beginning with the first number of device. The result of each block comparison is stored in d .
If the block comparison result is 1 , then 1 is stored in d .
If the block comparison result is 0 , then 0 is stored in d .


The comparison operation is conducted in 16-bit units.
The constant designated by s1 must be BIN 16-bit data ranging from -32768 to 32767.


The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results for nth 16-bit Block |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathrm{BKCMP}=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $\mathrm{BKCMP}<>$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ | $\mathrm{~s} 1=\mathrm{s} 2$ |
| $\mathrm{BKCMP}>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $\mathrm{BKCMP}<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $\mathrm{BKCMP}<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $\mathrm{BKCMP>=}$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

If all comparison results stored in d are 1, the block comparison signal SM704 is set.
If the device designated by $d$ is already set (1), that device will not change. If the conditions designated by s1 and s2 are changed and the BKCMP_P instruction is executed, the device designated by $d$ should be reset (0) before.

## Operation Errors

In following case an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The BIN block data at s1, s2, or d exceeds the relevant device range. (Error code 4101)
- The device range from [s1 to $(\mathrm{s} 1)+(\mathrm{n}-1)]$ overlaps with the device range [d to $(\mathrm{d})+(\mathrm{n}-1)]$. (Error code 4101)
- The device range from [s2 to (s2) + (n-1)] overlaps with the device range [d to $(d)+(n-1)]$. (Error code 4101)
- The device range from [s1 to (s1) + (n-1)] overlaps with the device range [s2 to (s2) + (n-1)]. (Error code 4101)

Comparison operation instruction BKCMP=P
With leading edge from X20, the following program compares BIN block data in D100 to BIN block data in R0. The results of the comparison are stored from M10 onward. The number of blocks (4) to be compared is stored in D0


## Program Comparison operation instruction BKCMP<>P

## Example 2

With leading edge from X1C, the following program compares the constant K1000 to the block data beginning from D10. The number of blocks (4) to be compared is determined by the constant K4. The results of the comparison are stored in b4 through b7 of D0.


[^7]
## Program Comparison operation instruction BKCMP<=

## Example 3

The following program compares, when X20 is turned ON, block data beginning from D10 to block data beginning from D30. The number of blocks (3) to be compared is determined by the constant K3. The results of the comparison are stored from M100 onward.
When all comparison results stored from M100 onward are 1, the block comparison signal SM704 is set and the character string "ALL ON" is transferred to D100.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.1.7 DBKCMP, DBKCMPP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher.
QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

Devices

|  | Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special Function Module U $\square$ G $\square$ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \text { K, } \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |
| n | - | $\bigcirc$ | - | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or first number of the device storing comparative data | BIN 32-bit |
| s2 | First number of devices storing comparative data | BIN 32-bit |
| $d$ | First number of device storing results of comparison operation | Bit |
| $n$ | Number of data blocks compared | BIN 16-bit |

## Functions BIN 32-bit block data comparisons

 DBKCMP Comparison operation instructionsA comparison operation instruction for BIN 32-bit block data consists of the instruction itself, two designated devices s1 and s2 to be compared, a device d to store the result, and the number of datablocks to be compared.

It compares the nth BIN 32-bit block in s1 to the nth BIN 32-bit block in s2, beginning with the first number of device. The result of each block comparison is stored in d .
If the block comparison result is 1 , then 1 is stored in $d$.
If the block comparison result is 0 , then 0 is stored in d .


The comparison operation is conducted in 32-bit units.
The constant designated by s1 must be BIN 32-bit data ranging from -2147483648 to 2147483647.


The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison operation results for nth 32-bit Block |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| DBKCMP $=$ | $s 1=s 2$ | $s 1 \neq s 2$ |
| DBKCMP<> | $s 1 \neq s 2$ | $s 1=s 2$ |
| DBKCMP> | $s 1>s 2$ | $s 1 \leq s 2$ |
| DBKCMP<= | $s 1 \leq s 2$ | $s 1>s 2$ |
| DBKCMP< | $s 1<s 2$ | $s 1 \geq s 2$ |
| DBKCMP>= | $s 1 \geq s 2$ | $s 1<s 2$ |

If all comparison results stored into the devices starting from the device specified by $d$ to nth device are ON (1), or one of the results is OFF (0), the special relays will be ON or OFF in accordance with the conditions as follows.

| Relay | All results of comparison operation are on (1) |  | All results of comparison operation are off (0) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Initial executi- <br> on/scan | Interrupt <br> (other than <br> I45)/ <br> Fixed scan <br> execution | Interrupt (145) | Initial executi- <br> on/scan | Interrupt <br> (other than <br> I45)/ <br> Fixed scan <br> execution | Interrupt (145) |
|  | ON | ON | ON | OFF | OFF | OFF |
| SM716 | ON | - | - | OFF | - | - |
| SM717 | - | ON | - | - | OFF | - |
| SM718 | - | - | ON | - | - | OFF |

In a standby program, a special relay depending on the caller program turns on or off. If the value specified by n is 0 , the instruction will be not processed.

Operation In following case an operation error occurs, the error flag (SMO) turns ON, and an error code Errors is stored into SD0.

- A negative value is specified for $n$.
(Error code 4100)
- The BIN block data at s1, s2, or d exceeds the relevant device range. (Error code 4101)
- The device range of the n-point devices starting from the device specified by s1 overlaps with the range of the $n$-point devices starting from the device specified by d .
(Error code 4101)
- The device range of the n-point devices starting from the device specified by s2 overlaps with the range of the $n$-point devices starting from the device specified by d .
(Error code 4101)

Program Comparison operation instruction DBKCMP<>
Example 1 The following program compares the value data stored at R0 to R5 with the value data stored at D20 to D25, and then stores the operation result into Y0 to Y2, when M0 is turned on.


Program Comparison operation instruction DBKCMP>=
Example 2 The following program compares the constant with the value data stored at D0 to D9, and then stores the operation result into D10.5 to D10.9, when M0 is turned ON.


NOTE When certain bits are specified in a word device, bits other than the certain bits that store the operation result do not change.


Program Comparison operation instruction DBKCMP<=
Example 3 The following program compares the value data stored at D0 to D5 with the value data stored at D10 to D15, and then stores the operation result into M20 to M22, when M0 is turned ON.
Also, the program transfers the character string "ALL ON" to D100 and up when all devices from M20 to M22 have reached the ON status.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2 Arithmetic operation Instructions

Arithmetic operation instructions perform simple calculations like addition, subtraction, multiplication, and division.

| Function | BIN |  | BCD |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MELSEC Instruction MELSEC Editor | MELSEC Instruction in IEC Editor | MELSEC Instruction MELSEC Editor | MELSEC Instruction in IEC Editor |
| $+$ <br> Addition | + | $\begin{aligned} & \text { PLUS_M, } \\ & \text { PLUS_3_M } \end{aligned}$ | B+ | BPLUS_M, BPLUS_3_M |
|  | +P | PLUSP_M, PLUSP_3_M | $B+P$ | BPLUSP_M, BPLUSP_3_M |
|  | D+ | $\begin{gathered} \text { DPLUS_M, } \\ \text { DPLUS_3_M } \end{gathered}$ | DB+ | $\begin{gathered} \text { DBPLUS_M, } \\ \text { DBPLUS_3_M } \end{gathered}$ |
|  | D+P | $\begin{aligned} & \text { DPLUSP_M, } \\ & \text { DPLUSP_3_M } \end{aligned}$ | DB+P | DBPLUSP_M, DBPLUSP_3_M |
| Subtraction | - | MINUS_M, MINUS_3_M | B- | BMINUS_M, BMINUS_3_M |
|  | -P | MINUSP_M, MINUSP_3_M | B-P | BMINUSP_M, BMINUSP_3_M |
|  | D- | DMINUS_M, DMINUS_3_M | DB- | DBMINUS_M, DBMINUS_3_M |
|  | D-P | DMINUSP_M, DMINUSP_3_M | DB-P | DBMINUSP_M, DBMINUSP_3_M |
| Multiplication | $\times$ | MULTI_3_M | $B \times$ | BMULTI_M |
|  | $\times \mathrm{P}$ | MULTIP_3_M | $B \times P$ | BMULTIP_M |
|  | D $\times$ | DMULTI_3_M | DB $\times$ | DBMULTI_M |
|  | $\mathrm{D} \times \mathrm{P}$ | DMULTIP_3_M | $\mathrm{DB} \times \mathrm{P}$ | DBMULTIP_M |
| Division | 1 | DIVID_3_M | B/ | BDIVID_M |
|  | /P | DIVIDP_3_M | B/P | BDIVIDP_M |
|  | D/ | DDIVID_3_M | DB/ | DBDIVID_M |
|  | D/P | DDIVIDP_3_M | DB/P | DBDIVIDP_M |
| $+1$ <br> Increment | INC | INC_M |  |  |
|  | INCP | INCP_M |  |  |
|  | DINC | DINC_M |  |  |
|  | DINCP | DINCP_M |  |  |
| $-1$ <br> Decrement | DEC | DEC_M |  |  |
|  | DECP | DECP_M |  |  |
|  | DDEC | DDEC_M |  |  |
|  | DDECP | DDECP_M |  |  |

NOTE
Within the IEC editors please use the IEC commands.


| Function | Character String Data |  |
| :---: | :---: | :---: |
|  | MELSEC Instruction <br> in <br> MELSE Editor | MELSEC Instruction <br> in <br> IEC Editor |
|  | $\$+$ | STRING_PLUS_M, <br> STRING_PLUS_3_M |
|  | $\$+P$ | STRING_PLUSP_M, <br> STRING_PLUSP_3_M |

NOTE Within the IEC editors please use the IEC commands.

## BIN data arithmetic operation instructions

If the result of the addition exceeds a BIN value 32767 (2147483647 for a 32-bit instruction), a negative value is generated (overflow).

If the result of the subtraction falls below a BIN value -32768 (-2147483647 for a 32-bit instruction), a positive value is generated (underflow).

The calculation of positive and negative values appears as follows:
$5+8=13$
$5-8=-3$
$5 \times 3=15$
$-5 \times 3=-15$
$-5 \times(-3)=15$
$5 / 3=1$ remainder 2
$-5 / 3=-1$ remainder -2
$5 /(-3)=-1$ remainder 2
$-5 /(-3)=1$ remainder -2

## BCD data arithmetic operation instructions

If the result of the addition exceeds 9999 (99999999 for a 32-bit instruction), the higher bits are ignored (overflow). The carry flag in this case is not set.

${ }^{1}$ Carry ignored

If the result of the subtraction falls below 0000 (underflow), the carry is processed as shown:

${ }^{2}$ Carry

### 6.2.1 +, +P, -, -P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices



GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | ${ }^{5}$ |  | PLUS_3_M | s1.s2. d 1 |
| melsec | \$+ | 51 52 d1 |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | BIN 16-bit |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

## Functions BIN 16-bit addition and subtraction operations

## $+\quad$ BIN addition (16-bit)

- Variation 1:

BIN 16-bit data in d is added to BIN 16-bit data in s. The result of the addition is stored in d .


## - Varation 2 :

BIN 16-bit data in s1 is added to BIN 16-bit data in s2. The result of the addition is stored in d1.


BIN 16-bit data designated by s, d, s1, s2, and d1 have to range within -32768 and 32767.
The most significant bit (b15) determines, whether data in $\mathrm{s}, \mathrm{d}, \mathrm{s} 1$, or d 1 are positive (bit $=0$ ) or negative (bit =1).

If the least significant bit (b0) is fallen below or the most significant bit (b15) is exceeded, the carry flag is not set.

## BIN subtraction (16-bit)

- Variation 1 :

BIN 16-bit data in s is subtracted from BIN 16-bit data in d. The result of the subtraction is stored in d.


- Variation 2:

BIN 16-bit data in s2 is subtracted from BIN 16 -bit data in s1. The result is stored in d 1 .


BIN 16-bit data designated by s, d, s1, s2, and d1 have to range within -32768 and 32767.
The most significant bit (b15) determines, whether data in $\mathrm{s}, \mathrm{d}, \mathrm{s} 1$, or d 1 are positive (bit $=0$ ) or negative (bit = 1).
If the least significant bit (b0) is fallen below or the most significant bit (b15) is exceeded, the carry flag is not set.

## Program

## Example 1

## $+P$

WIth leading edge from X 5 , the following program adds data in D3 to data in D0. The result is stored from Y38 to Y3F.


## Program

Example 2
The following program outputs the difference between the nominal and the actual value of timer T3 to Y40 through Y53 in BCD.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.2 <br> D+, D+P, D-, D-P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct |  | Special <br> Function Module <br> U-TG | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, } \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | $\bullet$ | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |
| s1 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |
| d1 | $\bullet$ | - | - | - | - | - | - | - | - |

GX IEC
Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | BIN 32-bit |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

## Functions BIN 32-bit addition and subtraction operations

## D+ BIN addition (32-bit)

- Variation 1:

BIN 32-bit data in d is added to BIN 32-bit data in s. The result of the addition is stored in d.

| $\mathrm{d}+1 \quad \mathrm{~d}$ |  | $s+1$ s |  | $d+1$ | d |
| :---: | :---: | :---: | :---: | :---: | :---: |
| b31--------b16 b15-------- b0 b31--------b16 b15-------- b0 b31--------b16 b15-------- b0 |  |  |  |  |  |
| 567890 (BIN) | + | 123456 (BIN) | $\Rightarrow$ | 691346 (BIN) |  |

## - Variation 2 :

BIN 32-bit data in s1 is added to BIN 32-bit data in s2. The result of the addition is stored in d1.


BIN 32-bit data designated by s, d, s1, s2, and d1 have to range within -2147483648 and 2147483647.

The most significant bit (b31) determines, whether data in $\mathrm{s}, \mathrm{d}, \mathrm{s} 1$, or d 1 are positive (bit $=0$ ) or negative (bit =1).

If the least significant bit (b0) is fallen below or the most significant bit (b31) is exceeded, the carry flag is not set.

## D- BIN subtraction (32-bit)

- Varation 1 :

BIN 32-bit data in $s$ is subtracted from BIN 32-bit data in $d$. The result of the subtraction is stored in d.


## - Variation 2 :

BIN 32-bit data in s2 is subtracted from BIN 32-bit data in 51 . The result is stored in d1.


BIN 32-bit data designated by s, d, s1, s2, and d1 have to range within -2147483648 and 2147483647.

The most significant bit (b31) determines, whether data in $s, d, s 1$, or d1 are positive (bit $=0$ ) or negative (bit =1).
If the least significant bit (b0) is fallen below or the most significant bit (b31) is exceeded, the carry flag is not set.

Program
Example 1

## Example 1

## D+P

With leading edge from X 0 , the following program adds data in X 10 through X 2 B to D 9 and D10. The result is stored in Y30 through Y4B.


## Program Example 2

## D-P

With leading edge from XB , the following program subtracts data in M0 through M23 from data in D0 and D1. The result is stored in D10 and D11.


[^8]
### 6.2.3 $x, x P, /, / P$

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data that will be multiplied or divided, or first number of device storing data that <br> will be multiplied or divided | BIN 16-bit |
| s2 | Data to multiply or divide by, or first number of device storing such data | BIN 16-bit |
| d1 | First number of device storing the operation results of multiplication or division <br> operation | BIN 32-bit |

## Functions BIN 16-bit multiplication and division

## X BIN multiplication (16-bit)

BIN 16-bit data in s1 is multiplied with BIN 16-bit data in s2. The result is stored in d1.


If the result in d 1 is a bit device, designation is made from the lower bits.
Example:
K1: lower 4 bits (b0 to b3)
K4: lower 16 bits (b0 to b15)
K8: 32 bits (b0 to b31)
BIN 16-bit data designated by s1 and s2 have to range within -32768 and 32767.
The most significant bit (b15 or b31) in d1 determines, whether data in s1, s2 or d1 are positive (bit $=0$ ) or negative $($ bit $=1$ ).

## I BIN division (16-bit)

BIN 16-bit data in s1 is divided by BIN 16-bit data in s2. The result is stored in d1.


If a word device is used, the result of the operation is stored as 32-bits, and both, the quotient and remainder are stored. The quotient is stored in the least significant 16-bits. The remainder is stored in the most significant 16-bits.
If a bit device is used, 16-bits are used and only the quotient is stored.
BIN 16-bit data designated by s1 and s2 have to range within -32768 and 32767.
The most signigicant bit (b15) in d1 determines, whether data in $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d} 1$ or (d1)+1 is positive (bit $=0$ ) or negative $($ bit $=1$ ).

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- Division by 0 (Error code 4100)


## Program

xP

## Example 1

With leading edge from X5, the following program multiplies 5678 and 1234. The result is stored in D3 and D4.


## Program

Example 2
X
The following program multiplies BIN data at X 8 through XF and BIN data at X 10 through X 1 B . The result is output at Y30 through Y3F.


## Program <br> /P

## Example 3

With leading edge from X 3 , the following program divides data at X 8 through $X F$ by 3.14. The result is output at Y30 through Y3F.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.4 Dx, DxP, D/, D/P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s1 <br> [ s 2 ] <br> d1 |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Data that will be multiplied or divided, or first number of device <br> storing data that will be multiplied or divided | BIN 32-bit | ANY32 |
| s2 | Data to multiply or divide by, or first number of device storing <br> such data | BIN 32-bit | ANY32 |
| d1 | First number of device storing the operation results of <br> multiplication or division operation | BIN 64-bit | Array [1..2] of <br> ANY32 |

## Functions BIN 32-bit multiplication and division

Dx BIN multiplication (32-bit)
BIN 32-bit data in s1 is multiplied with BIN 32-bit data in s2. The result is stored in d1.


If the result in d 1 is a bit device, designation is made from the lower bits.
Example:
K 1 : lower 4 bits ( b 0 to b 3 )
K4: lower 16 bits (b0 to b15)
K8: 32 bits (b0 to b31)
If the upper 32 bits of the bit device are required for the result of the multiplication operation, first temporarily store the data in a word device, then transfer the word device data to the bit device designated by (d1)+2 and (d1)+3.
BIN 32-bit data designated by s1 and s2 has to range within -2147483648 and 2147483647 .
The most significant bit (b31 or b63) in d1 determines, whether data in s1, s2 or d1 is positive (bit $=0$ ) or negative (bit = 1).

## D/ BIN division (32-bit)

BIN 32-bit data in s1 is divided by BIN 32-bit data in s2. The result is stored in d1.


If a word device is used, the result of the division operation is stored as array of DINT (64-bit), and both the quotient and remainder are stored. The quotient is stored in the lower array elements (32-bit). The remainder is stored in the upper array elements (32-bit).
If a bit device is used, 32 bits are used and only the quotient is stored.
BIN 32-bit data designated by s1 and s2 has to range within -2147483648 and 2147483647.
The most significant bit (b31) in d1 determines, whether data in $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d} 1$ or (d1)+2 is positive (bit $=0$ ) or negative $($ bit $=1$ ).

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- Division by 0 (Error code 4100)


## Program

## Example 1

DxP
With leading edge from X5, the following program multiplies BIN data in D7 and D8 with BIN data in D18 and D19. The result is stored in D1 through D4.


Program

## Example 2

xP
With leading edge from X 3 , the following program multiplies data at X 8 through XF and 3.14. The result is output at Y30 through Y3F.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.5 $\quad B+, B+P, B-, B-P$

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  | - |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Registe | MELSECNET/H Direct |  | Special <br> Function Module <br> U $\square$ G $\square$ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bullet$ | - | - | $\bullet$ | $\bigcirc$ | - | $\bigcirc$ | - | - |
| d | - | - | - | - | - | - | - | - | - |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | BCD 4-digit |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

## Functions BCD 4-digit addition and subtraction operations

## B+ BCD addition (4-digit)

- Variation 1 :

BCD 4-digit data in $d$ is added to BCD 4-digit data in $s$. The result of the addition is stored in $d$.
$\square$

## - Variation 2 :

BCD 4-digit data in $s 1$ is added to BCD 4-digit data in s2. The result is stored in d1.

| s1 |  |  |  | s2 |  |  |  |  | d1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 6 | 7 | 8 | + | 1 | 2 | 3 | 4 | $\Rightarrow$ | 6 | 9 | 1 | 2 |

BCD 4-digit data designated by $\mathrm{s}, \mathrm{d}, \mathrm{s} 1, \mathrm{~s} 2$, and d1 have to range within 0 and 9999 . Undesignated digits are read as 0 (e.g. $12=0012$ ).
If the result of the addition exceeds 9999, the higher bits are ignored (overflow). The carry flag in this case is not set.

| 6 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- |$+$| 3 | 5 | 8 | 3 |
| :--- | :--- | :--- | :--- |$\Rightarrow$| 0 | 0 | 1 | 5 |
| :---: | :---: | :---: | :---: |

## B- BCD subtraction (4-digit)

- Variation 1 :

BCD 4-digit data in $s$ is subtracted from BCD 4-digit data in d . The result is stored in d .


[^9]
## - Variation 2 :

BCD 4-digit data in s 2 is subtracted from BCD 4-digit data in s 1 . The result is stored in d 1 .

${ }^{1}$ Undesignated digits are read as 0 .
BCD 4-digit data designated by $\mathrm{s}, \mathrm{d}, \mathrm{s} 1, \mathrm{~s} 2$, and d 1 have to range within 0 and 9999.
If the result of the subtraction operation is negative, the minuend is reduced by the number of steps determined by the subtrahend. The carry flag in this case is not set.

| 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- |$-$| 0 | 0 | 0 | 3 |
| :--- | :--- | :--- | :--- |$\Rightarrow$| 9 | 9 | 9 | 8 |
| :---: | :---: | :---: | :---: |

In the further course of a program, make sure that either positive or negative results are treated adequately.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error

Program

## Example 1

 code is stored into SD0.- The BCD 4-digit data designated by $s, d, s 1, s 2$, or d 1 exceed the relevant device range of 0 to 9999. (Error code 4100)
$B+P(s, d)$
The following program adds BCD data 5678 to BCD data 1234. The result is stored in D993 and output at Y30 through Y3F.
The first line of the program stores the value 5678 in D993.
The following program step adds BCD data 1234 to BCD data in D993.
The MOV instruction in the last program step outputs the result in D993 at Y30 through Y3F.



## Program

## Example 2

B-P (s, d)
The following program subtracts BCD data 4321 from BCD data 7654 . The result is stored in D10 and output at Y30 through Y3F.

The first line of the program stores the value 7654 in D10.
The following program step subtracts BCD data 4321 from BCD data in D10.
The MOV instruction in the last program step outputs the result in D10 at Y30 through Y3F.


Program
Example 3
$B+P(s 1, s 2, d 1)$
With leading edge from X 20 , the following program adds BCD data in D3 to BCD data in Z1. The result is output at Y 8 through Y 17 .

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | ${ }_{\text {L }}^{\text {LD }}$ | $\begin{aligned} & \mathrm{x20} \\ & \mathrm{DO} \\ & \mathrm{Z}_{1} \\ & \text { K4Y8 } \end{aligned}$ |  | $\begin{array}{lll} \text { LD } \\ \text { BPLUSP_3M } & \begin{array}{l} x 20 \\ \mathrm{D3}, \mathrm{Z1,K488} \end{array} \end{array}$ |

Program
Example 4

B-P (s1, s2, d1)
With leading edge from X20, the following program subtracts BCD data in D20 from BCD data in D10. The result is stored in R10.


### 6.2.6 DB+, DB+P, DB-, DB-P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices



GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | BCD 8-digit |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

## Functions $\quad$ BCD 8-digit addition and subtraction operations

## DB+ BCD addition (8-digit)

- Variation 1:

BCD 8-digit data in d is added to BCD 8-digit data in s . The result is stored in d .

| d+1 |  |  |  | d |  |  |  | $\mathrm{s}+1$ |  |  |  |  | s |  |  |  | d+1 |  |  |  |  | d |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 9 | 8 | 7 | 1 | 0 | 6 | 8 | $+$ | 0 | 03 |  | 2 | 3 | 4 | 5 | 6 | $\Rightarrow$ | 1 | 0 | 1 | 9 | 4 | 5 | 2 | 4 |

${ }^{1}$ Undesignated digits are read as 0.

- Variation 2 :

BCD 8-digit data in s1 is added to BCD 8-digit data in s2. The result is stored in d1.

${ }^{1}$ Undesignated digits are read as 0.

BCD 8-digit data designated by s, d, s1, and d1 have to range within 0 and 99999999 . Undesignated digits are read as 0 (e.g. $12345=00012345$ ).
If the result of the addition exceeds 99999999, the higher bits are ignored (overflow). The carry flag in this case is not set.

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 9 & 9 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}+\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 6 & 5 & 4 & 3 & 2 & 1
\end{array} \Rightarrow \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{array}
$$

## DB- BCD subtraction (8-digit)

- Variation 1 :

BCD 8-digit data in $s$ is subtracted from BCD 8-digit data in d . The result is stored in d .

| $d+1$ |  |  |  | d |  |  |  | $\mathrm{s}+1$ |  |  |  |  | s |  |  |  | $d+1$ |  |  |  |  | d |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 9 | 8 | 7 | 1 | 0 | 6 | 8 | - | 0 | 0 | 3 | 2 | 3 | 4 | 5 | 6 | $\Rightarrow$ | 0 | 9 | 5 | 4 | 7 | 6 | 1 | 2 |

[^10]
## - Variation 2 :

BCD 8-digit data in s2 is subtracted from BCD 8-digit data in s1. The result is stored in d1.

${ }^{1}$ Undesignated digits are read as 0

BCD 8-digit data designated by s, d, s1, and d1 have to range within 0 and 99999999 . Undesignated digits are read as 0 (e.g. $12345=00012345$ ).
If the result of the subtraction operation is negative, the minuend is reduced by the number of steps determined by the subtrahend. The carry flag in this case is not set.


In the further course of a program, make sure that either positive or negative results are treated adequately.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The BCD 8-digit data designated by s, d, s1, s2, or d1 exceed the relevant device range of 0 to 99999999. (Error code 4100)


## Program

Example 1
DB+P (s, d)
The following program adds BCD data 12345600 to BCD data 34567000. The result is stored in D887 and D888 and output at Y30 through Y4F.

The first line of the program stores the value 12345600 in D887 and D888.
The following program step adds BCD data 34567000 to BCD data in D887 and D888.
The DMOVP instruction in the last program step outputs the result in D887 and D888 at Y30 through Y4F.


## Program

 Example 2DB-P (s, d)
The following program subtracts BCD data 12345678 from BCD data 98765432 . The result is stored in D100 and D101 and output at Y30 through Y4F.

The first line of the program stores the value 98765432 in D100 and D101.
The following program step subtracts BCD data 12345678 from BCD data in D100 and D101.
The DMOVP instruction in the last program step outputs the result in D100 and D101 at Y30 through Y4F.


## Program Example 3

$D B+P(s 1, s 2, d 1)$
With leading edge from X20, the following program adds BCD data in D3 and D4 to BCD data in Z and V . The result is stored in R10 and R11.


## NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.7 Bx, BxP, B/, B/P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 | 0 | 0 |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct |  | Special <br> Function Module <br> U $\square$ G $\square$ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bigcirc$ | - | - | - | - | - | - | - |
| s2 | $\bullet$ | - | - | - | $\bullet$ | - | - | $\bullet$ | - |
| d1 | $\bullet$ | - | - | $\bullet$ | - | - | - | - | - |

GX IEC Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  | MELSEC | IEC |  |
| s1 | Data that will be multiplied or divided, or first number of <br> device storing data that will be multiplied or divided | BCD 4-digit | WORD |
| s2 | Data to multiply or divide by, or first number of device <br> storing such data | BCD 4-digit | WORD |
| d1 | First number of device storing the operation results of <br> multiplication or division operation | BCD 8-digit | 2 Arrays of WORD |

## Functions BCD 4-digit multiplication and division operations

## Bx BCD multiplication (4-digit)

BCD 4-digit data in $s 1$ is multiplied with BCD 4-digit data in s2. The result is stored in d1.


BCD 4-digit data designated by s1 and s2 have to range within 0 and 9999.

## B/ BCD division (4-digit)

$B C D$ 4-digit data in $s 1$ is divided by BCD 4-digit data in $s 2$. The result is stored in d 1 .


The result of the division is stored in two 16-bit WORD arrays. The lower array stores the quotient (BCD 4-digit) and the upper array stores the remainder (BCD 4-digit).
If $d$ is a bit device, the remainder of the division is not stored.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The s1 or s2 BCD data is outside the 0 to 9999 range. (Error code 4101)
- Division by 0 (Error code 4100)


## Program

## Example 1

## BxP

With leading edge from $X B$, the following program multiplies $B C D$ data at $X 0$ through $X F$ with BCD data in D8. The result is stored in D0 and D1.

${ }^{1}$ Multiplicand
${ }^{2}$ Multiplier
${ }^{3}$ Result of multiplication

Program

## Example 2

B/P
The following program divides BCD data 5678 by BCD data 1234. The result is stored in D502
and the remainder is stored in D503. The last program step outputs the quotient in D502 at Y30 through Y3F.


[^11]NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.8 DBx, DBxP, DB/, DB/P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function <br> Module <br> U $\square$ G $\square$ | Index Register | $\begin{aligned} & \text { Constants } \\ & \text { K, } \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - |
| d1 | $\bullet$ | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  DBMULTI_M  <br> - ENO   <br> $-s 1$ d1 - <br> $-s 2$   | DBMULTI_M s1.s2.d1 |

## GX Works2



Variables

| Set DataSet <br> Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data that will be multiplied or divided, or first number of device storing data that <br> will be multiplied or divided | BCD 8-digit |
| s2 | Data to multiply or divide by, or first number of device storing such data | BCD 8-digit |
| d1 | First number of device storing the operation results of multiplication or division <br> operation | BCD 16-digit |

## Functions BCD 8-digit multiplication and division operations

DBx BCD multiplication (8-digit)
BCD 8-digit data in $s 1$ is multiplied with BCD 8-digit data in s2. The result is stored in d1.


If the result in d 1 is a bit device, designation is made from the lower bits.
Example:
K1: lower 4 bits (b0 to b3)
K4: lower 16 bits (b0 to b15)
K8: 32 bits (b0 to b31)
BCD 8-digit data designated by $s 1$ and s2 have to range within 0 and 99999999 . Undesignated digits are read as 0 (e.g. $12345=00012345$ ).

## DB/ BCD division (8-digit)

BCD 8-digit data in s 1 is divided by BCD 8-digit data in s2. The result is stored in d 1 .


The result of the division is stored in two 32-bit WORD arrays. The lower array stores the quotient (BCD 8-digit) and the upper array stores the remainder (BCD 8-digit).
If $d$ is a bit device, the remainder of the division is not stored.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The s1 or s2 BCD data is outside the 0 to 99999999 range. (Error code 4101)
- Division by 0 (Error code 4100)


## Program

Example 1

## DBxP

The following program multiplies BCD data 68347125 with BCD data 576682 . The result is stored in D502 through D505. The following program step outputs the upper eight digits (D504, D505) at Y30 through Y4F.


## Program

## Example 2

## DB/P

With leading edge from $X B$, the following program divides BCD data at X20 through X3F by BCD data in D8 and D9. The result is stored in D765 through D768.

${ }^{1}$ Dividend
${ }^{2}$ Divisor
${ }^{3}$ Quotient
${ }^{4}$ Remainder

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.9 E+, E+P, E-, E-P

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Available only in multiple Universal model QCPU and LCPU

## GX IEC

 Developer

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | Real number |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

NOTE Within the IEC editors please use the IEC commands.

## Functions Floating point data addition and subtraction operations (single precision)

## E+ 32-bit floating point data addition

- Variation 1:

Floating point data in d is added to floating point data in s . The result is stored in d .

${ }^{1} 32$-bit floating point data, data type real number

- Variation 2

Floating point data in s 1 is added to floating point data in s 2 . The result is stored in d 1 .

${ }^{1}$ 32-bit floating point data, data type real number

Floating point data designated by s, d, s1, s2, and d1 have to range within:
$0, \pm 2^{-126} \leq(s, d, s 1, s 2, d 1)< \pm 2^{128}$

## E- 32-bit floating point data subtraction

- Variation 1 :

Floating point data in s is subtracted from floating point data in d . The result is stored in d .

${ }^{1}$ 32-bit floating point data, data type real number

## - Variation 2 :

Floating point data in $s 2$ is subtracted from floating point data in $s 1$. The result is stored in d1.

${ }^{1}$ 32-bit floating point data, data type real number

Floating point data designated by $s, d, s 1, s 2$, and $d 1$ have to range within:
$0, \pm 2^{-126} \leq(s, d, s 1, s 2, d 1)< \pm 2^{128}$

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The contents of the designated device or the result of the addition are not zero and not within the following range (Error code 4100):
$\pm 2^{-126} \leq$ (Contents of designated device) $< \pm 2^{128}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
- The value of the designated device is -0 .
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU) (Error code 4100)
NOTE: There are CPU modules that will not result in an operation error if -0 is specified. Refer to section 3.5.1 for details.
- The result of addition and subtraction exceeds the following range (overflow occurs):
(For the Universal model QCPU, LCPU)
$-2^{128} \leq$ (Result of addition and subtraction) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)


## Program

## Example 1

E+P (s, d)
With leading edge from X20, the following program adds floating point data in D3 and D4 to floating point data in D10 and D11. The result is stored in D3 and D4.


Program Example 2

E-P (s, d)
The following program subtracts floating point data in D10 and D11 from floating point data in D20 and D21. The result is stored in D20 and D21.


## Program

## Example 3

$E+P(s 1, s 2, d)$
With leading edge from X20, the following program adds floating point data in D3 and D4 to floating point data in D10 and D11. The result is stored in R0 and R1.


Program Example 4

E-P (s1, s2, d)
The following program subtracts floating point data in D20 and D21 from floating point data in D10 and D11. The result is stored in D30 and D31.


[^12]
### 6.2.10 ED+, ED+P, ED-, ED-P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special Function Module UП\Gロ | $\begin{aligned} & \text { Index Register } \\ & \text { Zn } \end{aligned}$ | $\underset{E}{\text { Constants }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | - | - | - | - | - | - | $\bigcirc$ | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |
| s1 | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | $\bigcirc$ | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GXIEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



Variables

NOTE
Within the IEC editors please use the IEC commands.

## Functions Floating point data addition and subtraction operations (double precision) <br> ED+ 64-bit floating point data addition <br> - Variation 1:

Floating point data in d is added to floating point data in s . The result is stored in d .

${ }^{1} 64$-bit floating point data, data type real number

- Variation 2 :

64-bit floating point data in s 1 is added to floating point data in s 2 . The result is stored in d 1 .

${ }^{1} 64$-bit floating point data, data type real number

Floating point data designated by s, d, s1, s2, and d1 have to range within:
$0, \pm 2^{-1022} \leq(s, d, s 1, s 2, d 1)< \pm 2^{1024}$

## ED- 64-bit floating point data subtraction

- Variation 1:

Floating point data in s is subtracted from floating point data in d . The result is stored in d .

${ }^{1}$ 64-bit floating point data, data type real number

- Variation 2 :

Floating point data in $s 2$ is subtracted from floating point data in $s 1$. The result is stored in d 1 .

${ }^{1}$ 64-bit floating point data, data type real number
Floating point data designated by $\mathrm{s}, \mathrm{d}, \mathrm{s} 1, \mathrm{~s} 2$, and d 1 have to range within:
$0, \pm 2^{-1022} \leq(s, d, s 1, s 2, d 1)< \pm 2^{1024}$

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The contents of the designated device or the result of the addition are not zero and not within the following range:
$\pm 2^{-1022} \leq($ Contents of designated device $)< \pm 2^{1024}$
(Error code 4140)
- The value of the designated device is -0 .
(Error code 4140)
- The result of addition and subtraction exceeds the following range (overflow occurs):
$-2^{1024} \leq\left(\right.$ Result of addition and subtraction) $\leq 2^{1024}$
(Error code 4141)


## Program

## Example 1

ED+P (s, d)
With leading edge from X20, the following program adds 64-bit floating point data in D3 to D6 to 64-bit floating point data in D10 to D13. The result is stored in D3 to D6.


Program

## Example 2

ED-P (s, d)
The following program subtracts 64-bit floating point data in D10 to D13 from 64-bit floating point data in D20 to D23. The result is stored in D20 to D23.


## Program

## Example 3

ED+P (s1, s2, d)
With leading edge from X20, the following program adds 64-bit floating point data in D3 to D6 to 64-bit floating point data in D10 to D13. The result is stored in R0 to R3.


Program
Example 4
ED-P (s1, s2, d)
The following program subtracts 64-bit floating point data in D20 to D23 from 64-bit floating point data in D10 to D13. The result is stored in D30 to D33.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.11 Ex, ExP, E/, E/P

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1)}$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special Function Module U $\square$ G $\square$ | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathrm{Zn} \\ \hline \end{gathered}\right.$ | Constants E | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | ${ }^{1)}$ | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | ${ }^{1)}$ | - | - |
| d1 | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | ${ }^{1)}$ | - | - |

${ }^{1}$ Available only in multiple Universal model QCPU and LCPU

## GX IEC

 Developer

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data that will be multiplied or divided, or first number of device storing data that <br> will be multiplied or divided |  |
| s2 | Data to multiply or divide by, or first number of device storing such data | Real number |
| d1 | First number of device storing the operation results of multiplication or division <br> operation |  |

## Functions Floating point data multiplication and division operations (single precision)

## Ex 32-bit floating point data multiplication

Floating point data in s1 is multiplied with floating point data in s2. The result is stored in d 1 .

${ }^{1} 32$-bit floating point data, data type real number

Floating point data designated by s1, s2, and d1 have to range within:
$0, \pm 2^{-126} \leq(s 1, s 2, d 1)< \pm 2^{128}$

## E/ 64-bit floating point data division

Floating point data in $s 1$ is divided by floating point data in s2. The result is stored in d 1 .

${ }^{1}$ 32-bit floating point data, data type real number
Floating point data designated by s1, s2, and d1 have to range within:
$0, \pm 2^{-126} \leq(s 1, s 2, d 1)< \pm 2^{128}$

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The contents of the designated device or the result of the operation is not zero and not within the following range:
$\pm 2^{-126} \leq$ (Contents of designated device or operation result) $< \pm 2^{128}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU) (Error code 4100)
- The value of the specified device is -0 .
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU) (Error code 4100)
NOTE: There are CPU modules that will not result in an operation error if -0 is specified.
Refer to page 3-17 for details.
- Division by 0 (Error code 4100)
- The result of multiplication and division exceeds the following range (overflow occurs):
(For the Universal model QCPU, LCPU)
$-2^{128} \leq$ (Result of multiplication and division) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)


## Program

## Example 1

## ExP

With leading edge from X20, the following program multiplies floating point data in D3 and D4 with floating point data in D10 and D11. The result is stored in R0 and R1.


## Program E/P

Example 2 The following program divides floating point data in D10 an D11 by floating point data in D20 and D21. The result is stored in D30 and D31.


[^13]
### 6.2.12 EDx, EDxP, ED/, ED/P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special Function Module U $\square \mathbf{G} \square$ | Index Register | Constants E | $\begin{gathered} \text { Other } \\ \hline \mathrm{U} \end{gathered}$ |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data that will be multiplied or divided, or first number of device storing data that <br> will be multiplied or divided |  |
| s2 | Data to multiply or divide by, or first number of device storing such data | Real number |
| d1 | First number of device storing the operation results of multiplication or division <br> operation |  |

NOTE
Within the IEC editors please use the IEC commands.

## Functions Floating point data multiplication and division operations (double precision)

## EDx 64-bit floating point data multiplication

Floating point data in s1 is multiplied with floating point data in s2. The result is stored in d 1 .

${ }^{1} 64$-bit floating point data, data type real number
Floating point data designated by s1, s2, and d1 have to range within:
$0, \pm 2^{-1022} \leq(s 1, s 2, d 1)< \pm 2^{1024}$

ED/ 64-bit floating point data division
Floating point data in $s 1$ is divided by floating point data in s 2 . The result is stored in d1.

${ }^{1} 64$-bit floating point data, data type real number
Floating point data designated by $\mathrm{s} 1, \mathrm{~s} 2$, and d 1 have to range within:
$0, \pm 2^{-1022} \leq(s 1, s 2, d 1)< \pm 2^{1024}$

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The contents of the designated device or the result of the operation is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Contents of designated device or result of operation) $< \pm 2^{1024}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4140)
- The value of the designated device is -0 .
(Error code 4140)
- Division by 0
(Error code 4100)
- The result of multiplication or division exceeds the following range. (The overflow occurs.)
(For the Universal model QCPU, LCPU)
$-2^{1024} \leq$ (Result of multiplication or division) $\leq 2^{1024}$
(Error code 4141)


## Program

## Example 1

EDxP
With leading edge from X20, the following program multiplies 64-bit floating point data in D3 to D6 with 64-bit floating point data in D10 to D13. The result is stored in R0 to R3.


Program
Example 2
ED/P
The following program divides 64-bit floating point data in D10 to D13 by 64-bit floating point
data in D20 to D23. The result is stored in D30 to D33.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.13 BK+, BK+P, BK-, BK-P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function Module <br> UП\G | Index Register | $\begin{aligned} & \text { Constants } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |
| n | $\bullet$ | - | - | $\bullet$ | - | $\bullet$ | - | - | - |

GX IEC Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data | BIN 16-bit |
| d | First number of device storing results of operation |  |
| $n$ | Number of data blocks |  |

## Functions BIN 16-bit data addition and subtraction operations

## BK+ BIN 16-bit data block addition

An addition operation instruction for BIN 16-bit data block data consists of the instruction itself, two designated devices s1 and s2 to be added, a device d to store the result, and the number of data blocks to be added.

It adds the nth 16-bit block in s1 to the nth 16-bit block in s2, beginning with the first number of device. The result of each block addition is stored in $d$.


The addition operation is conducted in 16-bit units.
The constant designated by s2 must be BIN 16-bit data ranging from -32768 to 32767 .


The most significant bit of each block determines, whether data in s1, s2 or d are positive (bit $=0$ ) or negative (bit =1).

If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.

## BK- BIN 16-bit data block subtraction

A subtraction operation instruction for BIN 16-bit data block data consists of the instruction itself, two designated devices s1 and s2 to be added, a device d to store the result, and the number of data blocks to be subtracted.
It subtracts the nth 16 -bit block in $s 2$ from the nth 16 -bit block in $s 1$, beginning with the first number of device. The result of each block addition is stored in d .


The subtraction operation is conducted in 16-bit units.
The constant designated by s2 must be BIN 16-bit data ranging from -32768 to 32767 .


The most significant bit of each block determines, whether data in s1, s2 or d are positive (bit $=0$ ) or negative (bit =1).
If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of data blocks in s1, s2 or d exceeds the relevant device range. (Error code 4101)
- The device ranges of s1 and s2 overlap.
(Except when the same device is assigned to s1 and d)
(Error code: 4101)
- The device ranges of s2 and d overlap.
(Except when the same device is assigned to s2 and d)
(Error code: 4101)


## Program

## Example 1

## $B K+P$

With leading edge from X20, the following program adds BIN block data beginning from D100 to BIN block data beginning from R0. The result of the operation is stored beginning from D200. The number of blocks (4) added is stored in D0.


## Program

## Example 2

BK-P
With leading edge from X1C, the following program subtracts a constant 8765 from BIN block data beginning from D100. The result of the operation is stored beginning from R0. The number of data blocks (3) subtracted is designated by a constant K3.


### 6.2.14 DBK+, DBK+P, DBK-, DBK-P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct |  | Special <br> Function Module <br> U $\square$ G $\square$ | Index Register Zn | Constants K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |
| s2 | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | $\bigcirc$ | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |
| n | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram |  |
| :--- | :--- | :--- |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data | BIN 16-bit |
| d | First number of device storing results of operation |  |
| n | Number of data blocks |  |

NOTE Within the IEC editors please use the IEC commands.

## Functions BIN 32-bit data block addition and subtraction operations

## DBK+ BIN 32-bit data block addition

An addition operation instruction for BIN 32-bit data block data consists of the instruction itself, two designated devices s1 and s2 to be added, a device d to store the result, and the number of data blocks to be added.

It adds the nth 32-bit block in s1 to the nth 32-bit block in s2, beginning with the first number of device. The result of each block addition is stored in d .


The addition operation is conducted in 32-bit units.
The constant designated by s1 must be BIN 32-bit data ranging from -2147483648 to 2147483647.


If the value specified by n is 0 , the instruction will be not processed.
The most significant bit of each block determines, whether data in s1, s2 or d are positive (bit $=0$ ) or negative (bit =1).

If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.

## DBK- BIN 32-bit data block subtraction

A subtraction operation instruction for BIN 32-bit data block data consists of the instruction itself, two designated devices s1 and s2 to be subtracted, a device d to store the result, and the number of data blocks to be subtracted.
It subtracts the nth 32-bit block in s2 from the nth 32-bit block in s1, beginning with the first number of device. The result of each block addition is stored in d .


The subtraction operation is conducted in 32-bit units.
The constant designated by s2 must be BIN 32-bit data ranging from -2147483648 to 2147483647.


If the value specified by $n$ is 0 , the instruction will be not processed.
The most significant bit of each block determines, whether data in s1, s2 or d are positive (bit $=0$ ) or negative (bit =1).
If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- A negative value is specified for n . (Error code 4100)
- The range of the n-point devices starting from the device specified by $s 1$, $s 2$, or $d$ exceeds the specified device range.
(Error code: 4101)
- The range of the n-point devices starting from the device specified by $s 1$ overlaps with the range of the n-point devices starting from the device specified by d .
(Except when s1 and d specify the same device.)
(Error code: 4101)
- The range of the n-point devices starting from the device specified by s2 overlaps with the range of the $n$-point devices starting from the device specified by d .
(Except when s2 and d specify the same device.)
(Error code: 4101)


## Program

## Example 1

DBK+P
The following program adds the value data stored at R0 to R5 to the constant, and then stores the operation result into D30 to D35, when M0 is turned on.


## Program

## Example 2

DBK-P
The following program subtracts the value data stored at D50 to D59 from the value data stored at D100 to D109, and then stores the operation result into R100 to R109, when M0 is turned on.


### 6.2.15 \$+, \$+P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function Module <br> UП\G | Index Register | $\underset{\$}{\text { Constants }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d1 | - | - | - | - | - | - | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data to be linked, or first number of device storing such data |  |
| $d$ | First number of device storing results of operation | Character string |
| s1 | Data to be linked, or first number of device storing such data |  |
| s2 | Data to be linked, or first number of device storing such data |  |
| d1 | First number of device storing results of operation |  |

## Functions Character string linking operations

## \$+ Character string linking

- Variation 1:

Character string data in s is appended to character data in d . The linked character string is stored in d.

The linked character string begins with the character at the least significant byte in d and ends with the code " OOH " in s.


The code " 00 H " indicates the end of a character string. When two strings are linked, in the first string this code is ignored and the " OOH " of the second string marks the end of the linked string.

## - Variation 2 :

Character string data in s2 is appended to character string data in s1. The linked character string is stored in d1.

The linked character string begins with the character at the least significant byte in s 1 and ends with the code " 00 H " in s2.

| $\begin{aligned} & s 1 \\ & \mathrm{~s} 1 \\ & (\mathrm{~s} 1)+1 \\ & (\mathrm{~s} 2)+2 \end{aligned}$ | b15--- b8 b7----b0 | $\begin{gathered} s 2 \\ +(s 2)+1 \\ (s 2)+2 \end{gathered}$ | b15--- b8 b7----b0 |  | $\Rightarrow \stackrel{d 1}{(d 1)+1}$ | b15---b8 b7----b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 46 H (F) |  | 35H (5) | 31н (1) |  | 46н (F) | 48H (H) |
|  | 2Dн (-) |  | 39H (9) | 33н (3) |  | 2Dh (-) | 41H (A) |
|  | OOH |  | OOH | 41H (A) | (d1) +2 | 35 (5) | 31\% (1) |
|  |  |  |  |  | (d1) +3 | 39H (9) | 33H (3) |
|  |  |  |  |  | (d1) +4 | OOH | 41\% (A) |

The code " 00 H " indicates the end of a character string. When two strings are linked, in the first string this code is ignored and the " OOH " of the second string marks the end of the linked string.

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The linked character string cannot be stored.
(Error code 4100)
- The storage device numbers designated by $s, d, s 1, s 2$, and d1 overlap.
(Error code 4101)
- The character string of s, d, s1, s2, and d1 exceeds 16383 characters.
(Error code 4101)


## Program

## Example 1

## \$+P

With leading edge from X0, the following program links character string data in D10 through D12 to the character string "ABCD". The linked character string is stored in D10 through D14.


1 " 00 H " indicates the end of character strings and is stored automatically.

## Program \$+

## Example 2 <br> While $\mathrm{X0}$ is set (1), the following program links character string data in D10 through D12 to a

 character string "ABCD". The linked character string is stored from D101 through D104.

1 " 00 H " indicates the end of character strings and is stored automatically.

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.16 INC, INCP, DEC, DECP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 | 0 | 0 |

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices <br> User) | File |  |  | Special <br> Function | Index Register | Constants | Other |
|  | Bit | Word |  | Bit | Word | U $\square \backslash \square \square$ |  |  |  |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | $\bigcirc$ | - | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram |
| :--- | :--- | :--- |
| MELSEC |  | IEC Instruction List |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device conducted by INC (add 1) or DEC (subtract 1) operation. | BIN 16-bit |

## Functions BIN 16-bit increment and decrement operations

## INC BIN 16-bit increment

Adds 1 to device designated by d (16-bit).


If the content of $d$ is 32767 , the result after incrementing is -32768 .

## DEC BIN 16-bit decrement

Subtracts 1 from device designated by d (16-bit).


If the content of $d$ is 0 , the result after decrementing is -1 .
If the content of $d$ is -32768 , the result after decrementing is 32767 .

## Program <br> <br> Example 1

 <br> <br> Example 1}INCP
With leading edge from $\mathrm{X8}$, the following program outputs the actual value of the counter (nominal value $=9999$ ) C0 through C20 (C0 plus $\mathrm{Z1}$ ) at Y30 through Y3F as BCD data. Z 1 is reset ( RST Z 1 ), if Z 1 is equal to 21 ( $\mathrm{LD}=\mathrm{K} 21 \mathrm{Z1}$ ) or if the reset input X 7 is set.


## Program

## Example 2

DECP
The following example shows a down counter program. With leading edge from X 7 , this program stores a value 100 in D8. While M38 is not set, data in D8 is decremented by 1 with leading edge from X 8 . At $\mathrm{D} 8=0, \mathrm{M} 38$ is set.


### 6.2.17 DINC, DINCP, DDEC, DDECP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices <br> Jser) | Ie |  | IET/H | Special Function | Index Register | Constants | Other |
|  | Bit | Word |  | Bit | Word | Uप\G |  |  | U |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - | - |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device conducted by DINC (add 1) or DDEC (subtract 1) <br> operation. | BIN 32-bit |

## Functions BIN 32-bit increment and decrement operations

DINC BIN 32-bit increment
Adds 1 to device designated by d (32-bit).


If the content of $d$ is 2147483647, the result after incrementing is $\mathbf{- 2 1 4 7 4 8 3 6 4 8}$.

## DDEC BIN 32-bit decrement

Subtracts 1 from device designated by d (16-bit).


If the content of $d$ is 0 , the result after decrementing is -1 .
If the content of $d$ is $\mathbf{- 2 1 4 7 4 8 3 6 4 7 , ~ t h e ~ r e s u l t ~ a f t e r ~ d e c r e m e n t i n g ~ i s ~} 2147483647$.

## Program

Example 1

DINCP
With leading edge from X0, the following program adds 1 to data in D0.


## Program

Example 2
DINCP
With leading edge from X0, the following program adds 1 to data at X10 through X27. The result is stored in D3 and D4.


## Program DDECP

## Example 3

With leading edge from X0, the following program subtracts 1 from data in D0.


Program
Example 4

DDECP
With leading edge from $\mathrm{X0}$, the following program subtracts 1 from data in X10 through X27. The result is stored in D3 and D4.


[^14]
### 6.3 Data conversion instructions

The instructions described in the following section convert different data types.
NOTE Within the IEC editors the IEC commands should be used.

| Conversion | MELSEC Instruction MELSEC Editor | $\begin{gathered} \text { MELSEC Instruction } \\ \text { in } \\ \text { IEC Editor } \end{gathered}$ |
| :---: | :---: | :---: |
| $\begin{gathered} \text { BIN (16-/32-bit) } \\ \downarrow \\ \text { BCD (4-/8-digit) } \end{gathered}$ | BCD | BCD_M |
|  | BCDP | BCDP_M |
|  | DBCD | DBCD_M |
|  | DBCDP | DBCDP_M |
| $\begin{gathered} \text { BCD (4-/8-digit) } \\ \Downarrow \downarrow \\ \text { BIN (16-/32-bit) } \end{gathered}$ | BIN | BIN_M |
|  | BINP | BINP_M |
|  | DBIN | DBIN_M |
|  | DBINP | DBINP_M |
| BIN (16-/32-bit) <br> $\Downarrow$ <br> Floating point data (Single precision) | FLT | FLT_M |
|  | FLTP | FLTP_M |
|  | DFLT | DFLT_M |
|  | DFLTP | DFLTP_M |
| BIN (16-/32-bit) <br> Floating point data (Double precision) | FLTD |  |
|  | FLTPD |  |
|  | DFLTD |  |
|  | DFLTPD |  |
| Floating point data (Single precision $\downarrow$ BIN (16-/32-bit) | INT | INT_MD |
|  |  | INT_E_MD |
|  | INTP | INT_P_MD |
|  |  | INT_P_E_MD |
|  | DINT | DINT_MD |
|  |  | DINT_E_MD |
|  | DINTP | DINT_P_MD |
|  |  | DINT_P_E_MD |
| Floating point data (Double precision) BIN (16-/32-bit) | INTD |  |
|  | INTPD |  |
|  | DINTD |  |
|  | DINTPD |  |
| BIN 16-bit $\Downarrow$ BIN 32-bit | DBL | DBL_M |
|  | DBLP | DBLP_M |
| $\begin{gathered} \text { BIN 32-bit } \\ \Downarrow \\ \text { BIN } 16 \text {-bit } \end{gathered}$ | WORD | WORD_M |
|  | WORDP | WORDP_M |
| $\begin{gathered} \text { BIN (16-/32-bit) } \\ \text { GRAY CÓDE Data } \end{gathered}$ | GRY | GRY_M |
|  | GRYP | GRYP_M |
|  | DGRY | DGRY_M |
|  | DGRYP | DGRYP_M |
| GRAY CODE Data $\Downarrow$ BIN (16-/32-bit) | GBIN | GBIN_M |
|  | GBINP | GBINP_M |
|  | DGBIN | DGBIN_M |
|  | DGBINP | DGBINP_M |


| Conversion | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { MELS } \\ & \text { Mditor } \end{aligned}$ | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { In } \\ & \text { IEC Editor } \end{aligned}$ |
| :---: | :---: | :---: |
| Sign Reversal BIN (16-/32-bit) (Complement of 2) | NEG | NEG_M |
|  | NEGP | NEGP_M |
|  | DNEG | DNEG_M |
|  | DNEGP | DNEGP_M |
| Sign Reversal Floating point data | ENEG | ENEG_M |
|  | ENEGP | ENEGP_M |
|  | EDNEG |  |
|  | EDNEGP |  |
| $\begin{gathered} \hline \text { BIN Block (16-bit) } \\ \Downarrow \\ \text { BCD Block (4-digit) } \end{gathered}$ | BKBCD | BKBCD_M |
|  | BKBCDP | BKBCDP_M |
| $\begin{gathered} \text { BCD Block (4-digit) } \\ \Downarrow \\ \text { BIN Block (16-bit) } \end{gathered}$ | BKBIN | BKBIN_M |
|  | BKBINP | BKBINP_M |
| Floating point data (Single precision) $\Downarrow$ <br> Floating point data (Double precision) | ECON |  |
|  | ECONP |  |
| Floating point data (Double precision) $\Downarrow$ <br> Floating point data (Single precision) | EDCON |  |
|  | EDCONP |  |

### 6.3.1 BCD, BCDP, DBCD, DBCDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | BCD_M | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | BIN data, or first number of device storing BIN data. | BIN 16-/32-bit |
| d | First number of device storing BCD data. | BCD 4-/8-digit |

## Functions

## Conversion from BIN data into BCD data

## BCD Conversion from BIN 16-bit data into BCD 4-digit data

BIN data in s (0 to 9999) is converted into BCD data. The result is stored in d.
The most significant two bits of BIN data in s must be reset (0) when converted into BCD 4-digit data.


## DBCD Conversion from BIN 32-bit data into BCD 8-digit data

BIN data in s (0 to 99999999) is converted into BCD data. The result is stored in d. The most significant five bits of BIN data in s must be reset (0) when converted to BCD 8-digit data.


Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- BIN 16-bit data in s exceeds the relevant device range of 0 to 9999.
(Error code 4100)
- BIN 32-bit data in s+1 or s exceed the relevant device range of 0 to 99999999 .
(Error code 4100)

Program Example

BCDP
The following program outputs the current value in C4 (5678) to Y20 through Y2F. The output module displays the value on the display unit.

${ }^{1}$ Output power supply
${ }^{2}$ Output module

### 6.3.2 BIN, BINP, DBIN, DBINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  | U |
| s | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | $\bigcirc$ | $\bigcirc$ | - |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{array}{ll\|l}  & \text { EIN_M } \\ -\mathrm{EN}^{2} & \text { ENO } \\ -\mathrm{s} & \mathrm{~d} \end{array}$ | BIN_M s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | BCD data, or first number of device storing BCD data. | BCD 4-/8-digit |
| d | First number of device storing BIN data. | BIN 16-/32-bit |

## Functions

## Conversion from BCD data into BIN data

## BIN Conversion from BCD 4-digit data into BIN 16-bit data

BCD data in $s(0$ to 9999$)$ is converted into BIN data. The result is stored in d .
The most significant two bits of BIN data in d must be reset (0) when converted from BCD 4-digit it data.


## DBIN Conversion from BCD 8-digit data into BIN 32-bit data

BCD data in s (0 to 99999999) is converted to BIN data. The result is stored in d.
The most significant five bits of BIN data in d must be reset (0) when converting from BCD 8-digit data.


Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The individual digits in s do not range within 0 to 9. (Error code 4100)

This error can be suppressed by turning SM722 ON. However, the instruction is not executed regardless of the status of SM722 if the specified value in s is out of range.

For the BINP/DBINP instruction, the next operation will not be performed until the command (execution condition) is turned from OFF to ON regardless of the presence/absence of an error.

## Program

## Example 1

BINP
The following program converts BCD data in X10 through X1B into BIN data. The result is stored in D8.


[^15]
## Program

## Example 2

DBINP
With leading edge from X 8 , the following program converts BCD data at X 10 through X 37 into BIN data. The result is stored in D0 through D1.

${ }^{1}$ Input power supply
${ }^{2}$ Input module

## NOTE

$B C D$ data at X10 through X37 exceeding the relevant device range of 2147483647 cannot be processed by 32-bit devices! In this case the values in D0 and D1 become negative. For further datails see section 3.4 "Programming of variables" in the Programming Manual.

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.3 FLT, FLTP, DFLT, DFLTP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.
Devices

${ }^{1}$ Available only in multiple Universal model QCPU and LCPU
GX IEC Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | BIN data, or first number of device storing BIN data. | BIN 16-/32-bit |
| d | First number of device storing floating point data. | Real number |

## Functions Conversion from BIN 16-bit/32-bit data into floating point data (Single precision)

## FLT Conversion from BIN 16-bit data into floating point data

BIN 16-bit data in s is converted into 32-bit floating point data. The result is stored in d.

${ }^{1}$ 32-bit floating point data, data type real number

BIN 16-bit data designated by s has to range within -32768 and 32767.

## DFLT Conversion from BIN 32-bit data into floating point data

BIN 32-bit data in s is converted into 32-bit floating point data. The result is stored in d.

${ }^{1}$ 32-bit floating point data, data type real number
BIN 32-bit data designated by s and s+1 have to range within -2147483648 and 2147483647.
Due to the fact that floating point data (data type real number) is processed by simple 32-bit procedures, the number of significant bits is 24 for a binary display, or approx. 7 digits for a decimal display.

The result of the conversion is rounded off at the 25th bit. All higher bits are eliminated. For this reason, if the resulting integer exceeds a range of -16777216 to 16777215 (BIN 24-bit value), errors may occur in the conversion.


[^16]
## Program

## Example 1

## FLTP

The following program converts BIN 16-bit data in D20 into 32-bit floating point data. The result is stored in D0 and D1.

${ }^{1}$ BIN 16-bit data
${ }^{2}$ 32-bit floating point data, data type real number

Program DFLTP
Example 2 The following program converts BIN 32-bit data in D20 and D21 into 32-bit floating point data. The result is stored in D0 and D1.

${ }^{1}$ BIN 32-bit data
${ }^{2}$ 32-bit floating point data, data type real number
${ }^{3}$ Conversion error, because there are 7 significant digits

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.4 FLTD, FLTPD, DFLTD, DFLTPD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { Inter } \\ \text { (Sys } \end{gathered}$ | vices Jser) | File |  | $\mathrm{ET} / \mathrm{H}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square \backslash \square$ |  |  |  |
| s | - | $\bigcirc$ | $\bigcirc$ | - | - | - | $\bigcirc$ | - | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | BIN data, or first number of device storing BIN data. | BIN 16-/32-bit |
| d | First number of device storing floating point data. | Real number |

## Functions Conversion from BIN 16-bit/32-bit data into floating point data (Double precision)

## FLTD Conversion from BIN 16-bit data into floating point data

BIN 16-bit data in s is converted into 64-bit floating point data. The result is stored in d .

${ }^{1}$ 64-bit floating point data, data type real number
BIN 16-bit data designated by s has to range within -32768 and 32767.

## DFLTD Conversion from BIN 32-bit data into floating point data

BIN 32-bit data in s is converted into 64-bit floating point data. The result is stored in d.

${ }^{1} 64$-bit floating point data, data type real number

Program
Example 1

FLTDP
The following program converts BIN 16-bit data in D20 into 64-bit floating point data. The result is stored in D0 to D3.


[^17]
## Program DFLTDP

Example 2 The following program converts BIN 32-bit data in D20 and D21 into 64-bit floating point data. The result is stored in D0 to D3.

${ }^{1}$ BIN 32-bit data
${ }^{2}$ 64-bit floating point data, data type real number

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.5 INT, INTP, DINT, DINTP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.
Devices

${ }^{1}$ Available only in multiple Universal model QCPU and LCPU
GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Floating point data, or first number of device storing floating point data. | Real number |
| d | First number of device storing BIN data. | BIN 16-/32-bit |

## Functions Conversion from floating point data into BIN 16-bit/32-bit data (Single precision)

## INT Conversion from 32-bit floating point data into BIN 16-bit data

32-bit floating point data in s is converted into BIN 16-bit data. The result is stored in d.

${ }^{1}$ 32-bit floating point data, data type real number
Floating point data in $s$ and $s+1$ have to range within -32768 and 32767.
The converted integer value is stored as BIN 16-bit data.
The converted integer value is rounded off at the first digit after the decimal point.

## DINT Conversion from 32-bit floating point data into BIN 32-bit data

32-bit floating point data in s is converted to BIN 32-bit data. The result is stored in d .

${ }^{1}$ 32-bit floating point data, data type real number
Floating point data in $s$ and $s+1$ have to range within -2147483648 and 2147483647.
The converted integer value is stored as BIN 32-bit data.
The converted integer value is rounded off at the first digit after the decimal point.

## Operation Errors

## Program

Example 1

## INTP

The following program converts 32-bit floating point data in D20 and D21 into BIN 16-bit data. The result is stored in D0.


[^18]Program
Example 2

DINTP
The following program converts 32-bit floating point data in D20 and D21 into BIN 32-bit data. The result is stored in D0 and D1.

${ }^{1}$ 32-bit floating point data, data type real number
${ }^{2}$ BIN 32-bit data
${ }^{3}$ No result. Value exceeds relevant device range of DINT instruction. Error code is returned.

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.6 INTD, INTPD, DINTD, DINTPD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct |  | Special <br> Function <br> Module <br> UП\G | Index Register Zn | Constant E | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| S | - | - | - | - | - | - | - | - | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | $\bigcirc$ | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Floating point data, or first number of device storing floating point data. | Real number |
| d | First number of device storing BIN data. | BIN 16-/32-bit |

## Functions Conversion from floating point data into BIN data (Double precision)

## INTD Conversion from 64-bit floating point data into BIN 16-bit data

64-bit floating point data in s is converted into BIN 16-bit data. The result is stored in d.

${ }^{1}$ 64-bit floating point data, data type real number
Floating point data in s+3, s+2, s+1 and s have to range within -32768 and 32767.
The converted integer value is stored as BIN 16-bit data.
The converted integer value is rounded off at the first digit after the decimal point.

## DINTD Conversion from 64-bit floating point data into BIN 32-bit data

64-bit floating point data in s is converted to BIN 32-bit data. The result is stored in d .

${ }^{1} 64$-bit floating point data, data type real number
Floating point data in s+3, s+2, s+1 and s have to range within -2147483648 and 2147483647 .
The converted integer value is stored as BIN 32-bit data.
The converted integer value is rounded off at the first digit after the decimal point.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value of the designated device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Contents of designated device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0. (Error code 4140)
- Performing an INTD instruction, floating point data designated by s exceeds the relevant device range of -32768 to 32767. (Error code 4100)
- Performing a DINTD instruction, floating point data designated by s exceeds the relevant device range of -2147483648 to 2147483647 . (Error code 4100)


## Program

## Example 1

## INTDP

The following program converts 64-bit floating point data in D20 to D23 into BIN 16-bit data. The result is stored in DO.

| MELSEC Instruction List | Ladder Diagram |  | IEC Instruction List |
| :---: | :---: | :---: | :---: |
|  | D23 D22 D21 D20 | D0 |  |
|  | 25915.6796 | 25916 |  |
|  | 1 | 2 |  |
|  | $\begin{array}{r} \text { D23 } \\ \square-322 \\ \hline-3562.321 \\ \hline \end{array}$ |  |  |
|  | 1 | 3 |  |

${ }^{1}$ 64-bit floating point data, data type real number
${ }^{2}$ BIN 16-bit data
${ }^{3}$ No result. Value exceeds relevant device range of INTD instruction. Error code is returned.

## Program DINTDP

## Example 2

The following program converts 64-bit floating point data in D20 to D23 into BIN 32-bit data. The result is stored in D0 and D1.

| MELSEC Instruction List |  | Ladder Diagram |  | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| D23 D22 D21 D20 |  | D1 D0 |  |  |
| 574968.321 |  | $\square-57496$ |  |  |
|  | 1 | 2 |  |  |
| D23 D22 D21 D20 |  |  |  |  |
|  | 1 | 3 |  |  |

${ }^{1}$ 64-bit floating point data, data type real number
${ }^{2}$ BIN 32-bit data
${ }^{3}$ No result. Value exceeds relevant device range of DINTD instruction. Error code is returned.

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.7 DBL, DBLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instru |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | D日L_M | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be converted. | BIN 16-bit |
| d | First number of device storing converted data. | BIN 32-bit |

## Functions Conversion from BIN 16-bit data into BIN 32-bit data

## DBL Conversion from BIN 16-bit data into BIN 32-bit data

BIN 16-bit data in s is converted into BIN 32-bit data with sign. The result is stored in d .


Program
Example

DBLP
With leading edge from X20, the following program converts BIN 16-bit data in D100 into BIN 32-bit data. The result ist stored in R0 and R1.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD D日LP | $\begin{aligned} & \mathrm{x} 20 \\ & \mathrm{D} 100 \\ & \mathrm{R0} \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { DBLP_M } \end{aligned}$ | $\begin{aligned} & \mathrm{xa0} \\ & \text { D100 , var_R0 } \end{aligned}$ |

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.8 WORD, WORDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | WORD |  |  | W0RD_M | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be converted. | BIN 32-bit |
| d | First number of device storing converted data. | BIN 16-bit |

## Functions Conversion from BIN 32-bit data into BIN 16-bit data

WORD Conversion from BIN 32-bit data into BIN 16-bit data
BIN 32-bit data in s is converted into BIN 16-bit data. The result is stored in d.


## Operation Errors

## Program

Example
In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The BIN data designated by s and s+1 exceed the relevant device range of -32768 to 32767 . (Error code 4100)

WORDP
With leading edge from X20, the following program converts BIN 32-bit data in D100 and D101 into BIN 16-bit data. The result is stored in R0.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.9 GRY, GRYP, DGRY, DGRYP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | BIN data, or first number of device storing BIN data. | BIN 16-/32-bit |
| $d$ | First number of device storing converted Gray code data. | Gray code data <br> $16-/ 32-b i t ~$ |

## Functions Conversion from BIN data into Gray code data

## GRY Conversion from BIN 16-bit data into Gray code data

BIN 16-bit data in s is converted into Gray code data. The result is stored in d.
$\square$

## DGRY Conversion from BIN 32-bit data into Gray code data

BIN 32-bit data in s is converted into Gray code data. The result is stored in d.

| s BIN 32-bit | s+1 s |
| :---: | :---: |
|  |  |
|  | d |
| d Gray code |  | Errors

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Data in $s$ is negative. (Error code 4100)


## Program

## Example 1

## GRYP

With leading edge from X10, the following program converts BIN 16-bit data in D100 into Gray code data. The result is stored in D200.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> GRYp | $\begin{aligned} & x 10 \\ & 0100 \\ & 0200 \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { GRYP_M } \end{aligned}$ | $\begin{aligned} & \times 10 \\ & 0100,0200 \end{aligned}$ |

## Program

## Example 2

DGRYP
With leading edge from X1C, the following program converts BIN 32-bit data in D10 and D11 into Gray code data. The result is stored in D100 and D101.


NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.10 GBIN, GBINP, DGBIN, DGBINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constant K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |

GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Gray code data, or first number of device storing Gray code data. | Gray code data <br> $16-/ 32-b i t$ |
| d | First number of device storing converted BIN data. | BIN 16-/32-bit |

## Functions Conversion from Gray code data into BIN data

GBIN Conversion from Gray code data into BIN 16-bit data
Gray code data in s is converted into BIN 16-bit data. The result is stored in d.

| s Gray code | $\stackrel{16 \text { bits }}{\longrightarrow}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15---------------------------------- b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1234 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | bo |
| d BIN 16-bit | 1234 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |

## DGBIN Conversion from Gray code data into BIN 32-bit data

Gray code data in s is converted into BIN 32-bit data. The result is stored in d.


Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- Performing a GBIN instruction, data in s exceeds the relevant device range of 0 to 32767 . (Error code 4100)
- Performing a DGBIN instruction, data in s exceeds the relevant device range of 0 to 2147483647. (Error code 4100)


## Program <br> Example 1

GBINP
With leading edge from X10, the following program converts Gray code data in D100 into BIN 16-bit data. The result is stored in D200.


## Program

## Example 2

DGBINP
With leading edge from X1C, the following program converts Gray code data in D10 and D11 into BIN 32-bit data. The result is stored in D0 and D1.



### 6.3.11 NEG, NEGP, DNEG, DNEGP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ |  |  |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Moaule } \\ & \text { UMG } \end{aligned}$ |  |  |  |
| d | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ |  | - |

GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device storing data for the sign reversal. | BIN 16-/32-bit |

## Functions Complement of 2 of BIN 16- and 32-bit data (sign reversal)

## NEG Negation of BIN 16-bit data

The NEG instruction (complement of 2) reverses the sign of BIN 16-bit data. BIN 16-bit data in $d$ is inverted first and then the value "1" is added. The result is stored in d.

$$
\begin{aligned}
& 8 \\
& \text { d }
\end{aligned}
$$

${ }^{1}$ Inversion with following addition

The function of this instruction is to change a negative sign into a positive one, or to change a positive sign into a negative one.

## DNEG Negation of BIN 32-bit data

The DNEG instruction (complement of 2) reverses the sign of BIN 32-bit data. BIN 32-bit data in $d$ is inverted first and then the value " 1 " is added. The result is stored in $d$.

$$
\begin{aligned}
& V \\
& \text { d }
\end{aligned}
$$

[^19]
## Program Example

NEGP
With leading edge from XA, the following program subtracts data in D10 from data in D20. M3 is set, if D10 is less than D20. If M3 is set, the result in D10 is the absolute value (complement of 2 ) and becomes positive.


### 6.3.12 ENEG, ENEGP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1)}$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Basic model QCPU: The serial number (upper five digits) is " 04122 " or higher.

Devices

${ }^{1}$ Available only in multiple Universal model QCPU and LCPU

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  | $-\mathrm{EN}^{\text {ENEG_M }} \text { ENO }$ | ENEG_M d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing floating point data for the sign reversal. | Real number |

## Functions Sign reversal for floating point data (Single precision) <br> ENEG Negation of 32-bit floating point data

These instructions negate 32-bit floating point data in d . The result is stored in d .
The function of these instructions is to change a negative sign into a positive one, or a positive sign into a negative one.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

## Program

Example
ENEGP
With leading edge from X20, the following program negates floating point data in D100 and D101. The result is stored in D100 and D101.


[^20]
### 6.3.13 EDNEG, EDNEGP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inte (Sy | vices Jser) | File |  |  | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square \backslash \mathrm{G} \square$ |  |  |  |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |

GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device storing floating point data for the sign reversal. | Real number |

## Functions Sign reversal for floating point data (Double precision) EDNEG Negation of 64-bit floating point data

These instructions negate 64-bit floating point data in d . The result is stored in d .
The function of these instructions is to change a negative sign into a positive one, or a positive sign into a negative one.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

## Program

Example
EDNEGP
With leading edge from X20, the following program negates 64-bit floating point data in D0 to D3. The result is stored in D0 to D3.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.14 BKBCD, BKBCDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H <br> Direct |  | Special <br> Function Module <br> U $\square$ G $\square$ | Index Register | Constant K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | BKBCD $s$ <br>   <br>  $n$ <br>  $n$ |  | BKBCD_M s.m.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing BIN data to be converted. | BIN 16-bit |
| $d$ | First number of device storing converted BCD data. | BCD 4-digit |
| $n$ | Number of data blocks to be converted. | BIN 16-bit |

## Functions Conversion from BIN block data into BCD block data

## BKBCD Conversion from BIN 16-bit block data into BCD 4-digit block data

This instruction converts each nth BIN 16-bit block in s into the nth BCD 4-digit block. Converted data is stored in d.

BIN 16-bit block data in s has to range within 0 and 9999.
The most significant two bits of the BIN 16-bit data blocks in s must be reset (0).


## Operation

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by $s$ and d. (Error code 4101)
- BIN block data in s exceeds the relevant device range of 0 to 9999 .
(Error code 4100)
- The storage device numbers designated by s and d overlap. (Error code 4101)

For details on index qualification refer to section 3.6 of this manual.

## Program Example

BKBCDP
With leading edge from X20, the following program converts BIN 16-bit block data in D100 into BCD 4-digit block data. Converted data is stored in D200. The number of data blocks (3) converted is stored in DO.


### 6.3.15 BKBIN, BKBINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruct |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKBIN | d |  | BKEIN_M | s.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing BCD data to be converted. | BCD 4-digit |
| $d$ | First number of device storing converted BIN data. | BIN 16-bit |
| $n$ | Number of data blocks to be converted. | BIN 16-bit |

## Functions Conversion from BCD block data into BIN block data

BKBIN, BKBINP Conversion from BCD 4-digit block data into BIN 16-bit block data
This instruction converts each nth BCD 4-digit block in s into the nth BIN 16-bit block. Converted data is stored in d.

BIN 16-bit block data in s has to range within 0 to 9999.


Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s and d. (Error code 4101)
- BCD block data in s exceeds the relevant device range of 0 to 9999 . (Error code 4100)
- The storage device numbers designated by s and d overlap. (Error code 4101)

For details on index qualification refer to section 3.6 of this manual.

## Program Example

BKBINP
With leading edge from X20, the following program converts BCD 4-digit block data in D100 into BIN 16-bit block data. Converted data is stored in D200. The number of data blocks (3) converted is stored in DO.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.16 ECON, ECONP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices ser) | File |  | JET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-19] |  |  |  |
| s | - | - | - | - | - | - | $\bullet$ | - | - |
| d | - | $\bullet$ | - | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Conversion source data, or head number of the device where <br> conversion source data is stored | (Real number (single precision) |
| $d$ | Head number of the device where the converted data is stored | (Real number (double precision)) |

## Functions Conversion from Single precision to Double precision

## ECON Conversion from 32-bit into 64-bit floating point real number

This instruction converts 32-bit floating-point real number specified for s into 64-bit floatingpoint real number, and stores the conversion result to the device specified for d .

${ }^{1} 32$-bit floating-point real number
${ }^{2}$ 64-bit floating-point real number Errors

Program
Example

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the designated device is not zero and not within the following range:
$\pm 2^{-126} \leq$ (Value of designated device) $< \pm 2^{128}$
(Error code 4140)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (Error code 4140)


## ECON

With leading edge from XO , the following program converts 32-bit floating-point real number of the devices D10 to D11, into 64-bit floating-point real number. Converted data is stored to the devices D0 to D3.

## Ladder Diagram



### 6.3.17 EDCON, EDCONP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram |  |
| :--- | :--- | :--- |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Conversion source data, or head number of the device where <br> conversion source data is stored | Real number (double precision) |
| d | Head number of the device where the converted data is stored | Real number (single precision)) |

## Functions Conversion from Double precision to Single precision

EDCON Conversion from 64-bit into 32-bit floating point real number
This instruction converts 64-bit floating-point real number specified for s into 32-bit floatingpoint real number, and stores the conversion result to the device specified for d .

${ }^{1}$ 64-bit floating-point real number
${ }^{2}$ 32-bit floating-point real number

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the designated device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of designated device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The conversion result is not within the following range:
$-2^{128} \leq($ Conversion result $) \leq 2^{128}$
(Error code 4141)

Program
Example

## EDCON

With leading edge from X0, the following program converts 64-bit floating-point real number of the devices D10 to D13, into 32-bit floating-point real number. Converted data is stored to the devices D0 and D1.
$\square$

### 6.4 Data transfer instructions

These instructions transfer, invert, or exchange data. Refer to the following table for an overview of the instructions.

NOTE Transferred data remain stored until they are replaced. Therefore, data even remain stored if the input condition of the transfer instruction is reset.

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| BIN Data Transfer (16-/32-bit) | MOV | MOV_M |
|  | MOVP | MOVP_M |
|  | DMOV | DMOV_M |
|  | DMOVP | DMOVP_M |
| Transfer of Floating Point Data (16-/32-bit) | EMOV | EMOV_M |
|  | EMOVP | EMOVP_M |
|  | EDMOV | EDMOV_M |
|  | EDMOVP | EDMOVP_M |
| Transfer of Character String Data | \$MOV | STRING_MOV_M |
|  | \$MOVP | STRING_MOVP_M |
| Inverted BIN Data Transfer (16-/32-bit) | CML | CML_M |
|  | CMLP | CMLP_M |
|  | DCML | DCML_M |
|  | DCMLP | DCMLP_M |
| Block Data Transfer | BMOV | BMOV_M |
|  | BMOVP | BMOVP_M |
| Block Transfer of identical Data (16-/32-bit) | FMOV | FMOV_M |
|  | FMOVP | FMOVP_M |
|  | DFMOV | DFMOV_M |
|  | DFMOVP | DFMOVP_M |
| BIN Data Exchange (16-/32-bit) | XCH | XCH_M |
|  | XCHP | XCHP_M |
|  | DXCH | DXCH_M |
|  | DXCHP | DXCHP_M |
| BIN Data Exchange (16-bit blocks) | BXCH | BXCH_M |
|  | BXCHP | BXCHP_M |
| Byte Exchange (upper and lower byte) | SWAP | SWAP_MD |
|  | SWAPP | SWAP_P_MD |

NOTE Within the IEC editors please use the IEC commands.

### 6.4.1 MOV, MOVP, DMOV, DMOVP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ N |  | Special <br> Function Module <br> U $\square$ G | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | - | $\bullet$ | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC Developer


GX Works2


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Source data, or first number of device storing data to be transferred. | BIN 16-/32-bit |
| d | First number of destination device to store transferred data. |  |

## Functions BIN 16-bit/32-bit data transfer

MOV BIN 16-bit data transfer
The MOV instruction transfers BIN 16-bit data in s to the device designated by d .


## DMOV BIN 32-bit data transfer

The DMOV instruction transfers BIN 32-bit data in s to the device designated by d .
s


Program
Example 1
MOVP
The following program transfers data at X 0 through XB to D 8 .

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \mathrm{LD} \\ & \text { MOVP } \end{aligned}$ | $\begin{aligned} & \text { SM4000 } \\ & \text { K3x20 } \\ & \text { D8 } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { MOVP_M } \end{aligned}$ | $\begin{aligned} & \text { SM400 } \\ & \text { K3X0 . D8 } \end{aligned}$ |

## Program

## Example 2

## MOVP

With leading edge from X8, the following program transfers the constant 155 as BIN value to D8.


## Program DMOVP

Example 3 The following program transfers data in D0 and D1 to D7 and D8.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> DMOVP | $\begin{aligned} & \text { SM400 } \\ & \text { D0 } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { DMOVP_M } \end{aligned}$ |

## Program

DMOVP
Example 4
The following program transfers data at X0 through X1F to D0 and D1.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DMOVP | $\begin{aligned} & \text { SM4000 } \\ & \text { K8800 } \\ & \text { D0 } \end{aligned}$ |  |  |

[^21]
### 6.4.2 EMOV, EMOVP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1)}$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

Devices

${ }^{1}$ Available only in multiple Universal model QCPU, LCPU

## GX IEC

 Developer| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | EMOV | $s$ $d$ |  | EMOV_M | s.d |

GX Works2


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Floating point data, or first number of device storing data to be transferred. | Real number |
| d | First number of device storing transferred floating point data. |  |

## Functions Floating point data transfer (Single precision)

## EMOV 32-bit floating point data transfer

The EMOV instruction transfers 32-bit floating point data in s to the device designated by d .

${ }^{1} 32$-bit floating point number, data type real number

## Program

Example 1

EMOVP
The following program transfers 32-bit floating point data in D10 and D11 to D0 and D1.


## EMOVP

With leading edge from X 8 , the following program transfers the real number -1.23 to D 10 and D11.


[^22]
### 6.4.3 EDMOV, EDMOVP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram |  |
| :--- | :--- | :--- |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Floating point data, or first number of device storing data to be transferred. | Real number |
| d | First number of device storing transferred floating point data. |  |

## Functions Floating point data transfer (Double precision)

EDMOV 64-bit floating point data transfer
The EDMOV instruction transfers 64-bit floating point data in $s$ to the device designated by d .

${ }^{1}$ 64-bit floating point number, data type real number

## Program

Example 1

EDMOVP
The following program transfers 64-bit floating point data in D10 to D13 to D0 to D3.


## Program

## Example 2

EDMOVP
With leading edge from X 8 , the following program transfers the real number -1.23 to D 10 to D13.


[^23]
### 6.4.4 \$MOV, \$MOVP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct |  | Special Function Module U $\square \mathbf{G} \square$ | Index Register Zn | $\underset{\$}{\text { Constant }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| S | - | $\bigcirc$ | - | - | - | - | - | $\bigcirc$ | - |
| d | - | $\bigcirc$ | - | - | - | - | - | - | - |

GX IEC Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Character string data, or first number of device storing data to be transferred. | Character string |
| d | First number of device storing transferred character string data. |  |

## Functions Character string data transfer

## \$MOV Character string data transfer

The $\$ \mathrm{MOV}$ instruction transfers character string data in s to d. The instruction transfers character string data from the first number of device designated by $s$ up to the number of device storing the code " OOH " (end of string) in one operation.

${ }^{1}$ Indicates end of character string
${ }^{2} 1$ st character
${ }^{3}$ nth character
The $\$ \mathrm{MOV}$ instruction is even performed without error messages, if the range of devices storing character string data to be transferred ( $s$ through $s+n$ ) overlaps with the range of devices storing transferred data (d through d+n). The $\$ M O V$ instruction performs as follows, if character string data in D10 through D13 is transferred to D11 through D14:


If the code " 00 H " is stored at lower bytes of $\mathrm{s}+\mathrm{n}$, the characters following at the higher bytes are omitted. In $\mathrm{d}+\mathrm{n}$, the transferred code " OOH " will be stored at both, the higher bytes and the lower bytes:

${ }^{1}$ Character is not transferred.
2 " 00 H " is stored automatically.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The code " OOH " does not exist in character string data designated by s. (Error code 4101)
- Character string data in s cannot be transferred completely to d. (Error code 4101)
- The character string of s exceeds 16383 characters. (Error code 4101)

Program Example

With leading edge from X0, the following program transfers character string data at D10 through D12 to D20 through D22.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.4.5 CML, CMLP, DCML, DCMLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | CML |  |  | CML_M $\quad$ s.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | BIN data, or first number of device storing data to be inverted. |  |
| d | First number of device storing inverted data. |  |

## Functions BIN 16-bit/32-bit data inversion

## CML BIN 16-bit data inversion

BIN 16-bit data in s is inverted bit by bit. The result is stored in d .


## DCML BIN 32-bit data inversion

BIN 32-bit data in s is inverted bit by bit. The result is stored in d .


Program
Example 1

CML
While SM402 is set, the following program transfers data at X0 through X7 inverted to D0.

${ }^{1}$ Undesignated bits are read as 0 .
In this example the number of bits in $s$ is smaller than the number of bits in $d$.

## Program <br> CML

## Example 2

While SM402 is set, the following program transfers data in M16 through M23 inverted to K3 Y40 (Y40 through Y4F). Y48 through Y4B are all set (1), because they were read as 0.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | $\underbrace{\mathrm{LD}} \mathrm{CM} \mathrm{M}$ M |
|  |  |  |  |  |

${ }^{1}$ Undesignated bits are read as 0.
In this example the number of bits in s is smaller than the number of bits in d .

Program
Example 3
CMLP
With leading edge from X 3 , the following program transfers data in D0 inverted to D16.


## Program

Example 4

DCML
While SM402 is set, the following program transfers data at X0 through X1F inverted to D0 and D1.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DCML | $\begin{aligned} & \text { SM } 402 \\ & \text { K8\%0 } \\ & \text { D0 } \end{aligned}$ | $\left.\right\|^{\text {SMA }} 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { LD } \\ & \text { DCML_M } \end{aligned}$ | $\begin{aligned} & \text { SM402 } \\ & \text { K } \mathrm{P} \times \mathrm{a} \text {. var_ } 00 \end{aligned}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

${ }^{1}$ Undesignated bits are read as 0 .
In this example the number of bits in $s$ is smaller than the number of bits in $d$.

## Program

Example 5

DCML
While SM402 is set, the following program transfers data in M16 through M35 inverted to Y40 and Y57.

${ }^{1}$ Undesignated bits are read as 0 .

In this example the number of bits in $s$ is smaller than the number of bits in $d$.

## Program

## Example 6

DCMLP
With leading edge from X 3 , the following program transfers data in D0 and D1 inverted to D16 and D17.



#### Abstract

NOTE The program examples 4 and 6 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.


### 6.4.6 BMOV, BMOVP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct |  | Special <br> Function Module U $\square \mathbf{G} \square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - | - | - |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BMOV | s d $n$ $n$ |  | BMOVM | s.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be transferred. |  |
| d | First number of device storing transferred data. | BIN 16-bit |
| n | Number of data blocks to be transferred. |  |

## Functions BIN block data transfer

## BMOV BIN 16-bit block data transfer

The BMOV instruction transfers successive data blocks in a batch. The first number of device storing block data is designated by s . The number of successive data blocks to be transferred is determined by n . The data are transferred to the device designated by d onwards.


A transfer can even be performed without operation errors, if the source and the destination devices overlap. Transfer to the smaller device number begins from s. Transfer to the larger device number begins from $\mathrm{s}+(\mathrm{n}-1)$.
However, as shown in the example below, when transferring data from R to ZR , or from ZR to $R$, the range to be transferred (source) and the range of destination must not overlap. Transfer from $R$ to $R$, or from $Z R$ to $Z R$ can be performed without any problem.

- ZR transfer range (specified head No. of ZR) to (specified head No. of $Z R$ + the number of transfers -1 )
- R transfer range
((specified head No. of $R+$ file register block No. 32768) to
(specified head No. of R + file register block No. 32768 + the number of transfers -1 ))

Example Transfer ranges of ZR and R overlap when transferring 10000 blocks of data from ZR30000 to R10 (block no. 1 of destination).
Die Übertragungsbereiche von ZR und R überlappen sich, wenn 10000 Datenblöcke von ZR30000 nach R10 (Block-Nr. 1 des Datenziels) übertragen werden.

- ZR transfer range: $\quad(30000)$ to $(30000+10000-1)=(30000)$ to (39999)
- R transfer range: $\quad(10+(1 \times 32768))$ to $(10+(1 \times 32768)+10000-1)$
$=(32778)$ to (42777)
Therefore the range 32778 to 39999 overlaps and the data is not transferred correctly.


If $s$ is a word device and $d$ is a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device. If K1Y30 is designated by d, the object bits for the word device s are the lower 4 bits.


If $s$ and $d$ are bit devices, the number of bits in $s$ and $d$ must equal.
When using a link direct device and an intelligent function module device for s and d, only either of $s$ or d can be used.
Whether to check a device range during execution of the BMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established). While SM237 is ON, whether $s$ to $s+(n)-1$ and $d$ to $d+(n)-1$ are within the device range or not are not checked.

NOTES SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or higher and for LCPU.
While SM237 is on, do not make the following access.

- The indexing target exceeds the device range.
- The value obtained from "d to $d+(n)-1 "$ is over the boundaries of the device ranges.
- Accessing the file register with file register not set.
- Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).


## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s and d.
(Error code 4101)


## Program

## Example 1

BMOVP
With leading edge from SM402, the following program transfers the lower 4 bits of data (b0 through b3) in D66 through D69 to the outputs Y30 through Y3F. The number of blocks (4) to be transferred is determined by the constant K4.
The bit patterns show the structure of bits before and after the transfer.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  |  |  |  |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD BMOVP | SM402 <br> D66 <br> K1 Y30 <br> K4 | SM |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { LD } \\ & \text { BMOVP_M } \end{aligned}$ | SM402 <br> D66 , 4, K1 Y30 |
| b15-----b4 b3----- b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | D66 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | Y33-Y30 |  |
|  |  | D67 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y37-Y34 |  |
|  |  | D68 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | Y3B-Y38 |  |
|  |  | D69 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | Y3F-Y3C |  |
| $1 \quad$ - |  |  |  |  |  |  |  |  |  |  |  |  |  |

${ }^{1}$ These bits are ignored.

## Program

Example 2
BMOVP
With leading edge from SM402, the following program transfers data at X20 through X2F to D100 through 103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.


### 6.4.7 FMOV, FMOVP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct |  | Special <br> Function Module U $\square \mathbf{G} \square$ | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be transferred. |  |
| $d$ | First number of device storing transferred data. | BIN 16-bit |
| $n$ | Number of data blocks to be transferred. |  |

## Functions

## Identical BIN block data transfer

## FMOV Identical BIN 16-bit block data transfer

The FMOV instruction transfers 16-bit block data in s to $d$ through $d+(n-1)$. Each device of the data block from d through $d+(n-1)$ stores the value from $s$.


If $s$ is a word device and $d$ is a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device.

${ }^{1}$ These bits are ignored.
If $s$ and $d$ are bit devices, the number of bits in $s$ and $d$ must equal.
Whether to check a device range during execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established). While SM237 is ON, whether $d$ to $d+(n)-1$ is within the device range or not is not checked.

NOTES SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or higher and for LCPU.

While SM237 is on, do not make the following access.

- The indexing target exceeds the device range.
- The value obtained from "d to $d+(n-1)$ " is over the boundaries of the device ranges.
- Accessing the file register with file register not set.
- Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by d. (Error code 4101)


## Program

## Example 1

FMOVP
With leading edge from XA, the following program transfers the lower 4 bits of data (b0 through b3) in D0 to the outputs Y10 through Y23. The number of blocks (5) is determined by the constant K5.
The bit patterns show the structure of bits before and after the transfer.

${ }^{1}$ These bits are ignored.

Program Example 2

FMOVP
With leading edge from XA, the following program transfers data at X20 through X23 to D100 through D103. The number of blocks (4) to be transferred is determined by the constant K4.
The bit patterns show the structure of bits before and after the transfer.


[^24]
### 6.4.8 DFMOV, DFMOVP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ G $\square$ | $\begin{array}{\|c\|} \hline \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |
| n | - | - | - | - | - | $\bullet$ | $\bullet$ | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be transferred. |  |
| d | First number of device storing transferred data. | BIN 32-bit |
| $n$ | Number of data blocks to be transferred. |  |

## Functions

Identical BIN 32-bit block data transfer
DFMOV Identical BIN 32-bit block data transfer
The DFMOV instruction transfers 32-bit data in s to d through d+(n-2). Each device of the data block from d through $\mathrm{d}+(\mathrm{n}-2)$ stores the value from s .


If $s$ is a word device and $d$ is a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device.
If K5Y0 is specified by s, the lower 20 bits (five digits) of the word device specified by $s$ will be the object.


If $d$ specifies data of a device with digit specification, the amount of data stored in the device specified by $d$ will be transferred.
If K5Y0 is specified by d , the lower 20 bits of the word device specified by $s$ will be the object.
If both $s$ and d specify data of a device with digit specification, the amount of data specified by d will be transferred regardless of the number of digits.


If the value specified by n is 0 , the instruction will be not processed.
Whether to check a device range during the execution of the DFMOV instruction can be selected with the device range check inhibit flag (SM237). (Only when the conditions of the subset processing are established).

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value specified by n is negative.
(Error code 4100)
- The number of data blocks determined by n exceeds the storage device numbers designated by d.
(Error code 4101)

Program
Example

DFMOVP
With leading edge from M0, the following program transfers the value of data (Y0 to Y13 (20 bits) into D10 to D17.


### 6.4.9 XCH, XCHP, DXCH, DXCHP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J - - |  | Special <br> Function Module <br> U $\square$ G | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | - | $\bullet$ | - | - |
| d2 | $\bullet$ | - | $\bullet$ | - | $\bullet$ | - | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d1 | First number of device storing data to be exchanged. | BIN 16-/32-bit |
| d2 |  |  |

## Functions BIN data exchange

## XCH BIN 16-bit data exchange

The XCH instruction exchanges BIN 16-bit data in d1 and BIN 16-bit data in d2.


## DXCH BIN 32-bit data exchange

The DXCH instruction exchanges BIN 32-bit data in (d1)+1, d1 and BIN 32-bit data in(d2)+1, d2.


Program
XCHP

## Example 1

With leading edge from X 8 , the following program exchanges data in D 0 and the actual value in T0.


## Program

## Example 2

XCHP
With leading edge from X10, the following program exchanges data in D0 and data in M16 through M31.


## Program

## Example 3

## DXCHP

With leading edge from X 10 , the following program exchanges data in D0 and D1 and data in M16 through M47.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DXCHP $\qquad$ | $\times 10$ <br> D0 <br> K8M16 |  |  |

Program
Example 4

DXCHP
With leading edge from M0, the following program exchanges data in D0 and D1 and data in D9 and D10.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | DXCHP | $\begin{aligned} & \text { Mo } \\ & \text { D0 } \\ & \text { D9 } \end{aligned}$ |  |  |

NOTE The program examples 3 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.4.10 BXCH, BXCHP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H <br> Direct |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constant K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d1 | - | - | $\bigcirc$ | - | - | - | - | - | - |
| d2 | - | - | $\bigcirc$ | - | - | - | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d1 | First number of device storing data to be exchanged |  |
| d2 | Number of exchanges | BIN 16-bit |
| $n$ |  |  |

## Functions BIN block data exchange

BXCH BIN 16-bit block data exchange
The BXCH instruction exchanges BIN 16-bit block data in d1 and BIN 16-bit block data in d2.


Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of data blocks determined by n exceeds the storage device numbers designated by d1 and d2. (Error code 4101)
- The storage device numbers designated by d1and d2 overlap. (Error code 4101)


## Program Example

## BXCHP

With leading edge from X1C, the following program exchanges data blocks beginning from D200 and data blocks beginning from R0. The number of blocks (3) to be exchanged is determined by the constant K3.
The bit patterns show the structure of bits before and after the transfer.


### 6.4.11 SWAP, SWAPP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- | :--- |
| MELSEC |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be swapped. | BIN 16-bit |

## Functions Upper and lower byte exchanges

## SWAP Upper and lower byte exchanges

The swap instruction exchanges the upper and lower 8 bits (upper and lower byte) of BIN 16-bit data in s .


Program
SWAPP
Example
With leading edge from X10, the following program exchanges the upper and lower 8 bits in R10.
MELSEC Instruction List

### 6.5 Program branch instructions

Program branch instructions include a jump destination.

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Conditional Jump | CJ | CJ_M |
| Conditional Jump <br> from next Scan | SCJ | SCJ_M |
| Jump | JMP | JMP_M |
| Jump to End of Program | GOEND | GOEND_M |

A jump destination is designated by a pointer P (GX Works2) or a label (GX IEC Developer).
For details on programming a label in GX IEC Developer see the Programming Manual for the GX IEC Developer.


### 6.5.1 CJ, SCJ, JMP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $p$ | Jump destination | Pointer/Label |

## Functions Jump instructions

A jump instruction consists of a jump command CJ, SCJ, or JMP (Conditional Jump, JuMP) and a pointer (or label) P, designating the jump destination.

The pointer (label) number has to range within $P($ Label $) 0$ and $P($ Label $) 4095$. A jump destination $\mathrm{P}($ Label $) \mathrm{xx}$ can be freely placed in a program.

## CJ Conditional jump

Executes the program specified by the pointer number within the same program file, when the execution command is ON.

When the execution command is OFF, the program at the next step is executed.

${ }^{1}$ Input condition
${ }^{2} \mathrm{CJ}$ instruction
${ }^{3}$ Executed each scan

## SCJ Conditional jump from next program scan

Executes the program specified by the pointer number within the same program file starting with the scan immediately after turning from OFF to ON of the execution command.

When the execution command is OFF or turned from ON to OFF, the program at the next step is executed.

${ }^{1}$ Input condition
${ }^{2}$ SCJ instruction
${ }^{3}$ One scan
${ }^{4}$ Executed each scan

## JMP Jump instruction

The jump instruction executes the part of a program designated by the jump destination within the same program file without any input condition (unconditional jump).

NOTE If a set timer is skipped by a CJ, SCJ, or JMC instruction it will nevertheless keep its timing accurately.

If an OUT instruction is skipped by a jump instruction, the condition of the output remains unchanged.
Executing a jump instruction shortens the scan time of a program in relation to the skipped program steps (see tables in appendices).

The CJ, SCJ, and JMP instruction can even jump back to a lower jump destination. However, a program must exit the program loop before the watchdog timer times out (the following program example exits the loop, when $X 7$ is set).


The condition of a device skipped by a jump instruction remains unchanged. This is illustrated by the following program example:


After $X B$ is set, this program jumps to the jump destination Label19. The conditions of the outputs Y43 and Y49 even remain unchanged, if XC or XD are set or reset.

The jump destination (e.g. Label9) occupies one program step.


The CJ, SCJ, or JMP instruction only jumps to destinations within one single program.
If a jump destination is located within the skip range during a skip operation (operation skipping parts of a program), program execution proceeds from the first available address following the jump destination.

## Operation <br> In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error

 Errors code is stored into SDO.- A common pointer has been designated. (Error code 4210)
- The jump destination of the jump instruction is not defined in a program (jump destination or pointer is missing). (Error code 4210)
- The jump destination is located after an END instruction.
(Error code 4210)


## Program CJ

Example 1 The following program jumps to the destination Label_3 when X9 is set.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD CJ LD OUT | $\begin{aligned} & x 9 \\ & \text { Label_3 } \\ & \times 30 \\ & Y 6 \mathrm{~F} \end{aligned}$ |  |  |  | LD JMPC LD ST | $\begin{aligned} & x 9 \\ & \text { Label_3 } \\ & \times 30 \mathrm{~B} \\ & \text { Y6F } \end{aligned}$ |
| $\begin{array}{\|l\|} \hline \text { Label_3: } \\ \text { MELSEC } \end{array}$ | $\begin{aligned} & \text { LD } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & x_{41} \\ & 77 \mathrm{E} \end{aligned}$ |  |  | Label_3: | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{ST} \end{aligned}$ | $\begin{aligned} & { }^{\times 41} \\ & \gamma 7 \mathrm{E} \end{aligned}$ |
|  |  |  | Label_3: |  |  |  |  |

## Program

Example 2
SCJ
The following program jumps to the destination Label_3 from the next scan when XC is set.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD SCJ LD OUT | $\begin{aligned} & \mathrm{xc} \\ & \text { Label_3 } \\ & x_{30} \\ & \text { Y6F } \end{aligned}$ |  | $\times 30$ |  | $\begin{aligned} & \text { LD } \\ & \text { SCJ_M } \\ & \text { LD } \\ & \text { PLS_M } \\ & \text { LD } \end{aligned}$ | Temp. Merk <br> Lbel_3 <br> XC <br> Temp. Merk <br> $\times 30$ <br> Y6F |
| MELSEC | OUT | $\begin{aligned} & x_{41} \\ & 77 \mathrm{E} \end{aligned}$ | Label_3: | Y7E |  | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{ST} \end{aligned}$ | $\begin{aligned} & x_{41} \\ & 77 \mathrm{E} \end{aligned}$ |

### 6.5.2 GOEND

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inte } \\ & \text { (Sy } \end{aligned}$ | vices Jser) | ile |  | JET/H | Special Function | Index Register | Constan | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ Ma |  |  |  |
| - | - | - | - | - | - | - | - | - |  |

GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  | - GOEND |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions GOEND Jump to the end of a program

The jump destination of the GOEND instruction is the FEND or END instruction of the program.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

Program Example

GOEND
The following program jumps to the END instruction when data in D0 is negative.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD< GOEND |  |  | $\mathrm{ENOEND}_{\text {ENO }}^{\text {ENO }}$ | $\begin{aligned} & \mathrm{LD} \mathrm{LD} \\ & \text { LD_LTM } \\ & \text { GOEND_M } \end{aligned}$ | true DO . KD |

### 6.6 Program execution control instructions

Program execution control instructions invoke interrupt routines. The interrupts can be enabled or disabled individually or via bit patterns.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Interrupt disabled | DI | DI_M |
| Interrupt enabled | EI | EI_M |
| Bit pattern of execution conditions of <br> interrupt programs | IMASK | IMASK_M |
| End of interrupt program | IRET | IRET_M |

### 6.6.1 DI, EI, IMASK

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

${ }^{1}$ IMASK instruction only
GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DI <br> EI <br> IMASK <br> $s$ | $s$ | EN ENO | DI_M |  |
|  |  |  |  | IMASK_M | $s$ |
|  |  |  |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Bit pattern storing execution conditions of interrupts or first number of device <br> storing bit pattern. | BIN 16-bit |

## Functions Interrupt instructions

An interrupt program is an inserted part of program (designated by an interrupt address lxx) that can be invoked by an external interrupt signal. The interrupt program is executed depending on the El/DI instruction.
DI Disable interrupt
The DI instruction disables the execution of an interrupt program until an El instruction is executed. The DI state is actice when power is turned ON or when the CPU module is reset.

## El Enable interrupt

The El instruction enables invoking an interrupt program designated by an interrupt address Ixx, or enables the execution of an IMASK instruction.

Even though an interrupt condition might be generated between the DI and El instructions, the interrupt program is suspended until the entire cycle from DI to El has been processed. The following diagram illustrates such an execution:

${ }^{1}$ Sequence program
${ }^{2}$ Interrupt program

## NOTE

The GX IEC Developer inserts the FEND instruction automatically. The event Ixx has to be allocated to a task.

## IMASK Bit pattern of execution conditions of interrupt programs

In the bit pattern designated by s a particular interrupt address is allocated to each bit. The condition of each bit determines whether the allocated interrupt can be executed. If the bit is reset (0), the interrupt program cannot be executed. If the bit is set (1), the interrupt program will be executed.

System Q CPU (Basic

## Model

QCPU)

The allocation of bits in s through $\mathrm{s}+7$ to the corresponding interrupt addresses is shown below:


When the power supply of the CPU is switched on or when the CPU has been reset, the execution of interrupt programs 10 through I31, 148 to 1127 is enabled.
The bit patterns designated by sthrough s+2 are stored in the special registers SD715 through SD717. The bit patterns designated by $\mathrm{s}+3$ through $\mathrm{s}+7$ are stored in the special registers SD781 through SD785.

The bit patterns are designated as sthrough s+7 successively although the special registers are separated (SD715 through SD717 and SD781 through SD785).

System Q CPU (other than Basic Model QCPU) and L-series CPU

The allocation of bits in s through $\mathrm{s}+15$ to the corresponding interrupt addresses is shown below:


When the power supply of the CPU is switched on or when the CPU has been reset with the RUN/STOP switch, the execution of interrupt programs are as follows:

- High Performance model QCPU, Process CPU, and Redundant CPU Execution of interrupt programs I 0 to I 31 and I 48 to I 255 is enabled, and execution of interrupt programs 132 to 147 is disabled.
- Universal model QCPU and LCPU

Execution of interrupt programs I 0 to I 31 and I 45 to I 255 is enabled, and execution of interrupt programs 132 to 144 is disabled.
The bit patterns designated by sthrough s+2 are stored in the special registers SD715 through SD717. The bit patterns designated by $\mathrm{s}+3$ through $\mathrm{s}+15$ are stored in the special registers SD781 through SD793.
Although the special registers are separated (SD715 through SD717 and SD781 through SD793), the bit patterns are designated as sthrough $\mathrm{s}+15$ successively.

NOTES The interrupt address (interrupt pointer) designating the interrupt program occupies one program step.

| MELSEC | $\begin{aligned} & \text { FEND_M } \\ & \text { LD } \\ & \text { out } \\ & \text { LD } \\ & \text { OUT } \\ & \text { IRET_M } \end{aligned}$ | $X C$ <br> Y10 <br> $\times 5$ <br> Y30 |
| :---: | :---: | :---: |

With the GX Works2 or with the GX IEC Developer in MELSEC mode the instructions FEND and IRET have to be programmed by the user.
Alternatively to the MELSEC editor the IEC editor can be used. The interrupt is allocated to a task and the FEND and IRET instructions are placed automatically by the compiler of the GXIEC Developer MEDOC (see program example).

For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual(Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manuall(Function Explanation, Program Fundamentals).
During the execution of an interrupt program the DI status is internally set, so that no other interrupt program can be executed simultaneously. Another interrupt program can only be invoked after setting an El instruction.

If an EI or DI instruction is placed within an MC instruction, the EI or DI instruction is executed without regard to the MC instruction.

## Program Example

## EI, DI, IMASK (GX IEC Developer)

The following program enables the execution of an interrupt program, if XO is set (1). If XO is reset (0), the execution of the interrupt program is disabled.

The lower diagram shows the tasks to be programmed in the IEC mode. These tasks invoke the interrupt programs I1 and I2.

Interrupt_1 (I1) and Interrupt_2 (I2) are interrupt programs. The IRET instruction does not need to be programmed because it is placed automatically by the compiler of the GX IEC Developer.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

```
Program
EI, DI, IMASK (GX Works2)
Example
In the following program, the execution of an interrupt program is enabled if XO is set (1). When XO is reset (0), the execution of the interrupt program is disabled.
I 1 and I3 are interrupt programs.
```



| 0 | LD | X0 |  | Instruction List |
| :--- | :--- | :--- | :--- | :--- |
| 1 | CJ | P10 |  |  |
| 3 | DI |  |  |  |
| 4 | P10 |  |  |  |
| 5 | LD | X1 |  |  |
| 6 | CJ | P20 |  |  |
| 8 | LD | X0 | D10 |  |
| 9 | MOVP | H0A | D11 |  |
| 11 | MOVP | H0 | D12 |  |
| 13 | MOVP | H0 |  |  |
| 15 | IMASK | D10 |  |  |
| 17 | EI |  |  |  |
| 18 | P20 |  |  |  |
| 19 | LD | M0 |  |  |
| 20 | OUT | Y20 |  |  |
| 21 | FEND |  |  |  |
| 22 | I1 | M10 |  |  |
| 23 | LD |  |  |  |
| 24 | MOVP | K10 | D100 |  |
| 26 | IRET |  |  |  |
| 27 | I3 | M11 |  |  |
| 28 | LD | D100 |  |  |
| 29 | +P |  |  |  |
| 32 | IRET |  |  |  |
| 33 | END |  |  |  |

### 6.6.2 IRET

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

| Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function Module <br> U $\square \mathbf{G} \square$ | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
| Bit | Word |  | Bit | Word |  |  |  |  |
| - | - | - | - | - | - | - | - | - |

GX IEC Developer


\section*{GX Works2 <br>  <br> Variables <br> | Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |}

NOTE Within the IEC editors the IRET instruction is placed automatically in the program.

## Functions Return from an interrupt program to the main program

## IRET End of an interrupt program

The end of an interrupt program is indicated by an IRET instruction.
The main program is returned to after execution of the IRET instruction.

## Operation Errors

## NOTE

The following example shows a programming error!


[^25][^26]
### 6.7 Link refresh instructions

Link refresh instructions refresh data at input/output interfaces. The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| I/O partial refresh | RFS | RFS_M |
|  | RFSP | RFSP_M |

### 6.7.1 RFS, RFSP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

${ }^{1} \mathrm{X}$ and Y only

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s $n$ |  | RFS_M | s.n |

## GX Works2



## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of I/O device to be refreshed | Bit |
| $n$ | Number of I/O bits to be refreshed | BIN 16-bit |

## Functions

Operation Errors

## Program <br> Example

## I/O partial refresh

## RFS Refresh instruction

The RFS instruction refreshes the inputs and outputs of the designated range of I/O devices during one program scan. It reads data from an external source or writes data to an output module.

Data is read from an external source or written to an external output module in a batch after executing an END instruction. Therefore, a pulse signal cannot be output during one program scan. When the I/O refresh instruction is executed, the inputs $(\mathrm{X})$ or outputs $(\mathrm{Y})$ of the corresponding device numbers are refreshed forcibly midway through program execution. Thus, even pulse signals can be output.
If direct access inputs/outputs (DX/DY) are used, the inputs $(\mathrm{X})$ and outputs $(\mathrm{Y})$ are refreshed bit by bit.


The program example on the left refreshes the input X0 and the output Y20 via an RFS instruction.

The program example on the right performs the same functions via $D X$ and $D Y$ without a refresh instruction.

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of points determined by n exceeds the input/output device range.
(Error code 4101)

RFSP
With leading edge from M0, the following program refreshes the inputs X100 through X11F and the outputs Y200 through Y23F.


### 6.8 Other convenient instructions

The instructions in the following table support programming of special timers and special counters, pulse counters and pulse outputs. Also included are instructions for positioning rotary tables and for building input matrices.
The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| 1-Phase Input <br> count-up/-down Counter | UDCNT1 | UDCNT1_M |
| 2-Phase Input <br> count-up/-down Counter | UDCNT2 | UDCNT2_M |
| Programmable (teaching) Timer | TTMR | TTMR_M |
| Special Function Timer | STMR | STMR_M |
| Positioning of Rotary Tables | ROTC | ROTC_M |
| Ramp Signal | RAMP | RAMP_M |
| Pulse Counter | SPD | SPD_M |
| Pulse Output with <br> set Number of Outputs | PLSY | PLSY_M |
| Pulse Width Modulation | PWM | MTR_M |
| Building of Input Matrices | MTR | MTR |

### 6.8.1 UDCNT1

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special Function Module U-TG. | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | ${ }^{1)}$ | - | - | - | - | - | - | - | - |
| d | - | $0^{2,3)}$ | - | - | - | - | - | - | - |
| n | $\bullet^{3)}$ | ${ }^{3)}$ | ${ }^{3)}$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |

${ }^{1} \mathrm{X}$ only
${ }^{2}$ C only
${ }^{3}$ Local devices and the file registers set for individual programs cannot be used
GXIEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
|  | s+0: Input device number for count input (pulse signal, phase). | bit | $\begin{aligned} & \text { Array [1..2] of } \\ & \text { BOOL } \end{aligned}$ |
| s | $\begin{array}{\|c} \hline \mathrm{s}+1: \text { Set count up or down } \\ 0=\text { count up } \\ 1=\text { count down } \end{array}$ |  |  |
| d | Number of counter performing the UDCNT1 instruction. | BIN 16-bit (counter only) | ANY16 |
| n | Setting | BIN 16-bit | ANY16 |

## Functions 1-phase count-up/-down counter

## UDCNT1 Counter instruction

When the input designated by s+0 (array_s [0]) changes from 0 to 1 the current count of the counter designated by d is updated. Consequently, only leading edges are counted.
The counting direction is determined by the status of the input designated by s+1 (array_s [1]):

- If the input condition is 0 , the pulses of the input designated by $s+0$ (Array_s [0]) are added to the current count value.
- If the input condition is 1 , the pulses of the input designated by $s+0$ (Array_s [0]) are subtracted from the current count value.

The count processing performs as follows:

- When counting up, the counter contact designated by $d$ is set (1), if the current count value is identical to the setting value in $n$. The counting process continues while the counter contact is set (see program example).
- When counting down, the counter contact is reset (0), if the current count value is identical to n -1 (see program example).
- The counter designated by $d$ is a ring counter. If the count reads 32767 and is increased by 1 , the counter jumps to -32768 . If the count reads -32768 and is decreased by 1 , the counter jumps to 32767 . The following diagram illustrates ring counting:

${ }^{1}$ Counting up
${ }^{2}$ Counting down
The UDCNT1 instruction is started when the execution condition is set and stopped when the execution condition is reset. If the counter is started once again, it counts on from the value before it was stopped.

An RST instruction resets the counter designated by $d$ and the according counter contact.

NOTE The counting process of a UDCNT1 instruction is performed during a CPU interrupt (1 ms). For this reason only pulses with set/reset times over 1 ms can be counted accurately.
The setting value cannot be changed during the counting process (in this case the input designated by $s+0$ (Array_s [0]) is set). In order to change the setting, the input designated by $s+0$ (Array_s [0]) has to be reset.

Counters designated by a UDCNT1 instruction cannot be used by other instructions at the same time. In this case they would not return an accurate count.
The UDCNT1 instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent UDCNT1 instructions are not processed.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The device specified by s exceeds the range of the corresponding device.
(Error code 4101)

Program
Example
Example

UDCNT1
If X 20 is set, the following program designates counter CO (up/down counter) to count the number of leading edges from XO .

${ }^{1}$ Count
${ }^{2}$ Counter contact of counter C0
note
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.2 UDCNT2

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module | $\begin{array}{\|l\|} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | ${ }^{1)}$ | - | - | - | - | - | - | - | - |
| d | - | $\bullet^{2,3)}$ | - | - | - | - | - | - | - |
| n | $\bullet^{3)}$ | ${ }^{3)}$ | ${ }^{3)}$ | - | - | - | - | - | - |

${ }^{1} \mathrm{X}$ only
${ }^{2}$ C only
${ }^{3}$ Local devices and the file registers set for individual programs cannot be used
GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | s+0: Input device number for count input (pulse signal, phase A) | Bit | Array [1..2] of <br> BOOL |
|  | s+1: Input device number of count input (pulse signal, phase B) |  | BIN 16-bit <br> (counter only) |
| ANY16 |  |  |  |
| $n$ | Number of counter performing the UDCNT1 instruction | BIN 16-bit | ANY16 |

## Functions 2-phase count-up/-down counter

## UDCNT2 Counter instruction

The count of the counter designated by $d$ is changed depending on the condition of the two inputs s+0 (array_s [0]) and s+1 (array_s [1]).
The direction of the count is determined as follows:

- If the input $\mathrm{s}+0$ (array_s[0]) is set (1) and the input $\mathrm{s}+1$ (array_s[1]) changes from 0 to 1 the current count is increased by 1.
- If the input $\mathrm{s}+0$ (array_s[0]) is set (1) and the input $\mathrm{s}+1$ (array_s[1]) changes from 1 to 0 the current count is decreased by 1 .
- If the input $\mathrm{s}+0$ (array_s[0]) is reset (0) no counting operation is executed.

The count processing performs as follows:

- When counting up, the counter contact designated by $d$ is set (1), if the current count value is identical to the setting value in $n$. The counting process continues while the counter contact is set (see program example).
- When counting down, the counter contact is reset (0), if the current count value is identical to n-1 (see program example).
- The counter designated by $d$ is a ring counter. If the count reads 32767 and is increased by 1 , the counter jumps to -32768 . If the count reads -32768 and is decreased by 1 , the counter jumps to 32767. The following diagram illustrates ring counting:

${ }^{1}$ Counting up
${ }^{2}$ Counting down
The UDCNT2 instruction is started when the execution condition is set and stopped when the execution condition is reset. If the counter is started once again, it counts on from the value before it was stopped.
An RST instruction resets the counter designated by d and the according counter contact.

NOTE The counting process of a UDCNT2 instruction is performed during a CPU interrupt (1 ms). For this reason only pulses with set/reset times over 1 ms can be counted accurately.

The setting value cannot be changed during the counting process (-> the input designated by $s+0$ (Array_s [0]) is set). In order to change the setting, the input designated by s+0 (Array_s [0]) has to be reset.

Counters designated by a UDCNT2 instruction cannot be used by other instructions at the same time. In this case they would not return an accurate count.
The UDCNT2 instruction can be used as many as 5 times within all the programs being executed. The sixth and the subsequent UDCNT2 instructions are not processed.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The device specified by s exceeds the range of the corresponding device.
(Error code 4101)

Program
Example
UDCNT2
If X 20 is set, the following program designates counter C 0 . The count and the count direction (up/down) depend on the conditions of X0 and X1.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | ion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | UOCNT2 |  |  | LD UDCNT2 M | ${ }^{\mathrm{K}_{\mathrm{var}}^{2} \mathrm{ZO}, 3, \mathrm{CNO}}$ |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| $\begin{array}{lllllllll:lllll:l} 1 & 0 & 1 & 2 & 3 & 4 & 5 & 4 & 3 & 2 & 1 & 0 & -1 & -2 & -1 \end{array}$ |  |  |  |  |  |

This program will not run without variable definition in the header of the program organization
unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2
"Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.3 TTMR

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\qquad$ |  | Special Function Module U $\square$ G $\square$ | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | TMM | d | $\begin{array}{lr}  & \text { TTMR_MI } \\ - \text { ENO }_{\text {ENO }} \\ -\mathrm{d} & \mathrm{~d} \end{array}$ | TMR_M n.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $d$ | $d+0:$ Device storing measurement value. | BIN 16-bit | Array [1..2] of <br> ANY16 |
|  | $d+1:$ For internal use by the CPU. |  | ANY16 |
| $n$ | Measurement value multiplier |  |  |

## Functions Programmable (teaching) Timer

## TTMR Timer instruction

A timer programmed via the TTMR instruction measures the time of an input signal in seconds. The measurement value is multiplied with n and stored in d (array_d [0]+[1]).
With leading edge from the input the devices $d+0$ (array_d [0]) and d+1 (array_d [1]) are cleared.
The multipliers designated by n are as follows:
$\mathrm{n}=0$, multiplier 1
$\mathrm{n}=1$, multiplier 10
$\mathrm{n}=2$, multiplier 100
No processing is performed when the value specified by " n " is other than 0 to 2 .

NOTE Time measurement is performed during the execution of a TTMR instruction. Applying a JMP instruction or a similar instruction to the TTMR instruction causes inaccurate time measurement.

The multiplier $n$ must not be changed during the execution of a TTMR instruction. A change would cause inaccurate measurement.

The TTMR instruction can also be used in low speed type programs.
The device designated by $d+1$ (array_d [1]) is used by the CPU. A change would cause inaccurate measurement.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

Program
Example
TTMR
If $X 0$ is set, the following program measures the time in seconds ( $n=0$, multiplier $=1$ ). The result is stored in D0.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | TMMR | $\begin{aligned} & \mathrm{xo} \\ & \mathrm{on} \\ & \mathrm{kn} \end{aligned}$ |  | $\stackrel{\text { LD }}{\text { TIMR_M }}$ | $\begin{aligned} & \text { xo } \\ & 0 . \text { var_Do } \end{aligned}$ |

[^27]
### 6.8.4 STMR

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct $\square$ |  | Special <br> Function Module UП\Gロ | $\begin{array}{\|l\|} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | ${ }^{1)}$ | - | - | - | - | - | - | - |
| n | - | - | - | - | - | - | $\bullet$ | - | - |
| d | - | - | - | - | - | - | - | - | - |

${ }^{1}$ Can only be used by timer (T) data.
GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruc | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | STMR_M | s.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| s | Number of timer | BIN 16-bit (timer only) | ANY16 |
| n | Time setting | BIN 16-bit | ANY16 |
| d | d+0: OFF delay timer output | Bit | Array [1..4] of BOOL |
|  | d+1: One shot timer output after OFF (Set by trailing edge) |  |  |
|  | d+2: One shot timer output after ON (Set by leading edge) |  |  |
|  | d+3: ON delay and OFF delay timer output |  |  |

## Functions Special function timer

## STMR Timer instruction for low speed timers

The STMR instruction uses outputs designated by d+0 through d+3 (array_d [0] through array_d [3]) to perform four different timer functions:

- OFF delay timer output (d+0) (array_d [0])

The output designated by d+0 (array_d [0]) is set (1) with leading edge from the execution condition. With trailing edge from the execution condition and after a period of time designated by $n$ the output is reset (0) again.

- One shot timer output after OFF (Set by trailing edge, d+1 (array_d [1]))

The output designated by $d+1$ (array_d [1]) is set (1) with trailing edge from the execution condition. After a period of time designated by n or with leading edge from the execution condition the output is reset ( 0 ) again.

- One shot timer output after ON (Set by leading edge, d+2 (array_d [2]))

The output designated by d+2 (array_d [2]) is set (1) with leading edge from the execution condition. After a period of time designated by n or with trailing edge from the execution condition the output is reset ( 0 ) again.

- ON delay and OFF delay timer output (d+3 (Array [3]))

The output designated by $d+3$ (array_d [3]) is set (1) with trailing edge from the timer coil. This corresponds to an ON delay time designated by $n$.

The output $d+3$ is reset (0) when the amount of time designated by $n$ has passed.

The timer coil of the timer designated by $s$ is set (0) with leading edge from the execution condition and starts measuring the time designated by n .

The timer coil measures time until the measurement value matches the time setting n and then drops out.

If the execution condition is reset before the time setting $n$ has passed, the timer coil remains set and time measurement is suspended at that point.
If the execution condition is set again the measurement value is cleared to 0 and time measurement starts again.

The timer contact designated by s is either set by trailing edge from the execution condition and set timer coil or by trailing edge from the timer coil and set execution condition. The timer contact is reset by trailing edge from the execution condition and reset timer coil. The timer contact is supplied for CPU internal use only.

${ }^{1}$ Execution condition
${ }^{2}$ Timer coil designated by s
${ }^{3}$ Timer contact designated by s
${ }^{4}$ Time setting n
Time measurement is performed during the execution of an STMR instruction. Applying a JMP instruction or a similar instruction to the STMR instruction causes inaccurate time measurement.
The realtime designated by d can be calculated by multiplying the time setting n with the time unit for low speed timers (default value $=100 \mathrm{~ms}$ ).

The constant n has to range within 0 and 32767.
The timer designated by s cannot be used by an OUT instruction. If an OUT instruction and an STMR instruction use the same timer, the STMR instruction cannot be performed accurately.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The device specified by d exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU) (Error code 4101)


## Program Example

STMR
If X 20 is set, the following program alternately sets the outputs Y 0 and Y 1 for 1 second each. The used timer is a 100 ms timer. The time period of 1 second is calculated by multiplying K10 with 100 ms .


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.5 ROTC

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special Function Module U $\square$ G $\square$ | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \text { K, } \mathbf{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n1 | $\bullet$ | - | - | - | - | - | $\bullet$ | $\bullet$ | - |
| n2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |

GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Ins | on List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ROTC | $\begin{aligned} & s \\ & n 1 \\ & \mathrm{n} 2 \\ & d \end{aligned}$ |  | ROTC_M |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| S | s+0: Measurement of table rpm (internal use only) | BIN 16-bit | Array [1..3] of ANY16 |
|  | $s+1$ : Number of position |  |  |
|  | $s+2$ : Number of sector |  |  |
| n1 | Number of sectors (divisions) on table (2 to 32767) |  | ANY16 |
| n2 | Number of low speed sectors (0 to n1) |  | ANY16 |
| d | $d+0$ : A-phase input signal | Bit | Array [1..8] of Bool |
|  | d+1: B-phase input signal |  |  |
|  | d+2: Zero position detection input signal |  |  |
|  | d+3: High speed forward output signal (internal use only) |  |  |
|  | d+4: Low speed forward output signal (internal use only) |  |  |
|  | d+5: Stop output signal (internal use only) |  |  |
|  | d+6: High speed reverse output signal (internal use only) |  |  |
|  | d+7: Low speed reverse output signal (internal use only) |  |  |

## Functions Positioning instruction for rotary tables

## ROTC Positioning instruction

The ROTC instruction rotates a sector designated by s+2 (array_s [2]) on a table with a specified number of sectors (divisions) designated by n 1 to a specified position designated by $\mathrm{s}+1$ (array_s [1]).

The positions and sectors on the rotary table are numbered counterclockwise.
The value in s+0 (array_s [0]) is internally used by the system to determine which sector is located where in relation to the zero position. This value must not be changed, otherwise the table will not be positioned accurately.

The value in n2 determines the number of sectors the table can be rotated by at low speed. This value must be equal or less than that designated by n 1 .

The A/B-phase inputs designated by d+0 (array_d [0]) and d+1 (array_d [1]) detect the direction of the rotation. Both inputs receive pulses. If the A-phase input $d+0$ (array_d [0]) is set, the direction of the rotation is determined by the pulse edge of the B-phase input d+1 (array_d [1]):

- If the B-phase is at leading edge at that moment the table rotates clockwise (to the right).
- If the B-phase is at trailing edge at that moment the table rotates counterclockwise (to the left).
The input designated by $\mathrm{d}+2$ (array_d [2]) detects the zero position. This input is set, if sector 0 reaches position 0 . If this input is set during the execution of a ROTC instruction, the value in $\mathrm{s}+0$ (array_s [0]) is reset. For accurate positioning this value in s+0 (array_s [0]) should be reset before positioning via the ROTC instruction.
Data in d+3 (array_d [3]) through d+7 (array_d [7]) store output signals for operating the rotary table. Which output signal is set depends on the current operation result of the ROTC instruction.
If all operation results were 0 just before executing a ROTC instruction, the outputs designated by d+3 (array_d [3]) through d+7 (array_d [7]) are reset without positioning the table. After resetting the execution condition these outputs are reset either.
A ROTC instruction can only be executed once in a program. Repeated application within one program causes faulty operation of the instruction.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The device specified by s or d exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU) (Error code 4101)


## Program <br> Example

ROTC
In the following program the contacts $\mathrm{X} 0, \mathrm{X} 1$ (incremental encoder), and X 2 address the internal relays for detection of the rotating direction and zero position M0 (var_M0 array [0]) through M2 (var_M0 array [2]). The contact X2 is activated, if sector 0 is located at position 0 (zero position detection).

The rotary table shown below is divided into 10 sectors.
Which item (sector) will be moved to which station (position) has to be specified in D201 (var_D200 array [1]) and D202 (var_D200 array [2]) before the execution of the ROTC instruction.

Due to the value $\mathrm{n} 1=10$ the contact of the counter register outputs 10 pulses each rotation (division). The value n2=2 specifies the number of low speed divisions.

For example, if register D201 (var_D200 array [1]) stores the value 0 and register D202 (var_D200 [2]) stores the value 3, the rotary table moves item 3 (sector 3) to station 0 (position 0) travelling the shortest distance (clockwise). The sectors 1 through 3 rotate at low speed.

For an allocation of single registers and internal relays or array elements respectively to the corresponding functions see the table following the example.
MELSEC Instruction List
${ }^{1}$ Station 0 (position 0)
${ }^{2}$ Station 1 (position 1)
${ }^{3}$ Detection switch

| Data register | Meaning | Remark |
| :--- | :--- | :--- |
| D200 (var_D200 Array [0]) | Counter register |  |
| D201 (var_D200 Array [1]) | Position of station | These values are written to the data <br> registers D201 (var_D200 array [1]) and <br> D202 (var_D200 array [2]) via a MOV <br> instruction. |
| D202 (var_D200 Array [2]) | Position of item | The internal relays M0 (var_M0 array [0]) <br> through M2 (var_M0 array [2]) are <br> addressed by the inputs X0 through X2 <br> (see program example). |
| M0 (var_M0 Array [0]) | A-phase signal | After X10 is set the ROTC instruction is |
| M1 (var_M0 Array [1]) | B-phase signal | activated and the internal relays M3 <br> (var_M0 array [3]) through M7 (var_M0 <br> array [7]) are assigned specified functions. <br> After resetting X10 these internal relays <br> are reset either. |
| M2 (var_M0 Array [2]) | Zero position detection signal | High speed forward rotation |
| M3 (var_M0 Array [3]) | Low speed forward rotation | Stop signal |
| M4 (var_M0 Array [4]) | High speed reverse rotation | Low speed reverse rotation |

## NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.6 RAMP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module U-IGロ | Index Register | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bullet$ | - | - | - | - | - | - | - | - |
| n2 | - | - | - | - | - | - | - | - | - |
| d1 | $\bullet$ | - | - | - | - | - | - | - | - |
| n3 | $\bullet$ | - | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d2 | - | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC | ction List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & \mathrm{n} 1 \\ & \mathrm{n} 2 \\ & \mathrm{~d} 1 \\ & \mathrm{n} 3 \\ & \mathrm{~d} 2 \end{aligned}$ |  | RAMP_M |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| n1 | Initial value of operation | BIN 16-bit | ANY16 |
| n2 | Final value of operation |  | ANY16 |
| d1 | (d1)+0: Device storing current value |  | Array [1..2] of ANY16 |
|  | (d1)+1: Device storing number of executed moves (internal use only) |  |  |
| n3 | Number of moves to be executed |  | ANY16 |
| d2 | (d2)+0: Bit to be set after completion | Bit | Array [1..2] of Bool |
|  | (d2)+1: Bit determining storage of operation result |  |  |

## Functions

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

## Ramp signal

RAMP Instruction for changing the content of a device gradually
A RAMP instruction changes the content in (d1)+0 (array_d1 [0]) gradually from the initial value designated by n 1 to the final value designated by n 2 .
The number of moves performing the gradual changes is designated by n 3 .
The number of moves already executed is stored in (d1)+1 (array_d1 [1]) for internal system use.
When the operation is completed the device designated by (d2)+0 (array_d2 [0]) is set.
The signal condition of the device (d2)+0 (array_d2 [0]) and the content of the device (d1)+0 (array_d1 [0]) depend on the signal condition of the device (d2)+1 (array_d2 [1]):

- If the device (d2)+1 (array_d2 [1]) is not set, the device (d2)+0 (array_d2 [0]) will be reset during the next scan and the RAMP instruction will begin a new move operation from the value currently stored in (d1)+0 (array_d1 [0]).
- If the device (d2) +1 (array_d2 [1]) is set, the device (d2) +0 (array_d2 [0]) remains set and the value in (d1) +0 (array_d1 [0]) is not changed (storage).

If the execution condition is reset during the operation, the content in (d1)+0 (array_d1 [0]) does not change. If the execution condition is set once again, the RAMP instruction changes the current content in (d1)+0 (array_d1 [0]) stored before the reset.
During the processing of the instruction the values in n 1 and n 2 must not be changed.

- The device specified by d1 or d2 exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU) (Error code 4101)

NOTE When the digit specification of bit device is made to d1, the digit specification of bit device can only be used when the specification of digits is "K8".

## Program

Example

RAMP
The following program increases the content in D0 within 6 moves from 10 to 100 and stores the content in D0 when the operation is completed.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.7 SPD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

${ }^{1}$ Only X
${ }^{2}$ Local devices and the file registers set for individual programs cannot be used.

## GX IEC

 Developer| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | SPD_M | s.n.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Pulse input signal | Bit |
| $n$ | Measurement time (unit: ms) | BIN 16-bit |
| $d$ | First number of device storing measurement result |  |

## Functions Pulse density measurement

## SPD Pulse density measurement

The SPD instruction counts pulses at the input designated by s for a period of time specified by n . The result of the measurement is stored in d .

${ }^{1}$ Execution condition.
${ }^{2}$ The result of the measurement is stored in d.
${ }^{3}$ Begin of measurement.
While the execution condition is set, the measurement begins again from 0 after the measurement time has passed. In order to stop the SPD measurement the execution condition has to be reset.

The SPD instruction stores the data from the designated devices in the CPU work area, and performs the current count operation during a 5 ms system interrupt. For this reason, the number of times the instruction can be used is limited. The SPD instructions exceeding this limit are not processed.

## NOTES The count processing for pulses used with the SPD instruction is conducted during an interrupt. Therefore, to count the pulses, it is necessary to provide their ON and OFF time as long as the interrupt time of the CPU or longer. The interrupt time is 1 ms . <br> When the High Performance model QCPU or Process CPU is used, the SPD instruction is not processed if $n=0$. <br> The SPD instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent SPD instructions are not processed. <br> While the measurement is in execution (while the command input is ON) by the SPD instruction, the setting value cannot be changed. Turn OFF the command input before changing the setting value. <br> Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The device specified by s exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU) (Error code 4101)

Program
Example Example

SPD
If X 10 is set, the following program counts the pulses at X 0 during a period of time of 500 ms . The result is stored in DO.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & x_{10} \\ & x_{00} \\ & \text { K500 } \\ & 00 \end{aligned}$ |  | LD X10 <br> SPD_M $x 0.500,00$ |

### 6.8.8 PLSY

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

${ }^{1} \mathrm{Y}$ only
GXIEC
Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Frequency or device storing pulse frequency setting. | BIN 16-bit |
| s2 | Outputs count or the number of the device storing number of output pulses <br> setting. | Bit |
| d | Device storing output destination. |  |

## Functions Pulse output with adjustable number of pulses

## PLSY Pulse output instruction

The PLSY instruction outputs a number of pulses specified by s2 at a frequency specified by s 1 to an output designated by d.
The frequency range in $s 1$ can be specified from 1 to 100 Hz . If $s 1$ is other than 1 to 100 Hz , the PLSY instruction will not be executed.
The number of output pulses in s2 can be specified from 0 to 65535 ( 0000 H to FFFFH). If s 2 is set to " 0 ", pulses are continuously output.

Only outputs corresponding to the output module can be designated by d.
Pulse output begins with leading edge from the execution condition of the PLSY instruction. During pulse output the execution condition must not be reset. Resetting the execution condition suspends the pulse output.

NOTE The PLSY instruction stores the data from the designated devices in the CPU work area, and and counting operation is processed as a system interrupt. The pulses that can be output must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is 1 ms .
Do not change the argument for the PLSY instruction during pulse output directed by the PLSY instruction (while the execution command is ON). To change the argument, turn OFF the execution command.
The PLSY instruction can be used only once in all programs executed by the CPU module. The second and the subsequent PLSY instructions are not processed.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

## Program <br> Example

PLSY
If X0 is set, the following program outputs five 10 Hz pulses to Y 20 .

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { PLS } \end{aligned}$ | $\begin{aligned} & x_{10} \\ & K 10 \\ & K 5 \\ & Y 20 \end{aligned}$ |  | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{PLSY} M \end{aligned}$ | $\begin{aligned} & \mathrm{xo}_{1}, \mathrm{y} \\ & 10.5, \mathrm{Y} 0 \end{aligned}$ |

### 6.8.9 PWM

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

${ }^{1}$ Only Y
GXIEC
Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | ON time or the number of device storing ON time setting. |  |
| n2 | Frequency or the number of device storing cycle time setting. |  |
| $d$ | Number of device storing output destination. | Bit |

## Functions Pulse width modulation

## PWM Modulation instruction

The PWM instruction outputs pulses at a cycle time specified by n 2 and with an ON time specified by n 1 to an output designated by d .


The times in n 1 and n 2 can be specified from 1 to 65535 ms . The value set in n 1 has to be less than that in n2.

NOTES The PWM instruction registers the data from the designated devices in the work area of the CPU, and performs the current output operation during a system interrupt (1 ms).

For this reason, the PWM instruction can only be used once in a program.
The instruction is not processed in the following cases:

- When both n1 and n2 are 0
- When n2 is smaller or equal to n1
- When the PWM instruction is executed twice or more.

Do not change the argument for the PLSY instruction during pulse output directed by the PLSY instruction (while the execution command is ON). To change the argument, turn OFF the execution command.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU) (Error code 4101)


## Program

PWM
Example
If XO is set, the following program outputs pulses at a cycle time of 1 second and with an ON time of 100 ms to Y 20 .


### 6.8.10 MTR

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special Function Module | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |
| d1 | $\bullet$ | - | - | - | - | - | - | - | - |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - |
| n | - | - | - | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC In | L List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | MTR | s d 1 d 2 n |  | MTR_M | s.n.d1,d2 |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Initial input device. |  |
| d1 | Initial output device. | Bit |
| d2 | First number of device storing matrix input data. |  |
| $n$ | Number of input rows. | BIN 16-bit |

## Functions Building an input matrix

## MTR Instruction for reading $\mathbf{n}$ data rows into an input matrix.

The MTR instruction reads the information of 16 bits (0/1) beginning from the device designated by s. The number of repetitions (rows) is designated by n . The conditions of read data are stored in the device designated by d 2 onwards. This way, a matrix of 16 bits and n rows is built.
One row (16 bits) can be read each scan.
The reading process is continuously repeated from the first to the nth row.
Due to the format of the input matrix (16 bits x n rows) the device designated by d 2 has to supply space for 16 bits $\times \mathrm{n}$ rows either to store the data.
Each row is selected beginning with the output designated by d 1 . The corresponding output for each row of 16 bits to be read is set or reset by the system automatically. The number of outputs is identical with the number of rows. Thus, each single row can be addressed accurately by the system
The device numbers designated by s, d1, and d2 must be divisible by 16.
The number of rows n can be designated from 2 to 8.
Note, that the MTR instruction directly operates on current input and output data.
No processing is performed in the following cases:

- The device numbers designated by s, d1, and d2 are not divisible by 16.
- The device designated by s exceeds the current input range.
- The device designated by s exceeds the current output range.
- The matrix space 16 bits x n rows exceeds the relevant device range of d 2 .
- The value in $n$ does not range within 2 and 8 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The device other than the input $(\mathrm{X})$ was specified at s . (Error code 4101)
- The device other than the output $(\mathrm{Y})$ was specified at d1. (Error code 4101)

Program Example

MTR
If $\mathrm{X0}$ is set, the following program reads the inputs X 10 through X 1 F three times and stores the results in M30 through M77. A matrix is built with 16 bits $\times 3$ rows. The rows are addressed via the outputs Y20 through Y22.


1 1st row
2 2nd row
${ }^{3}$ 3rd row

## 7 Application Instructions, Part 2

The application instructions, part 2 are specific instructions for several special functions. The following table shows the division of these functions:

| Instruction | Meaning |
| :--- | :--- |
| Logical operation instructions | Logical AND / OR, logical exclusive OR / exclusive NOR |
| Rotation instructions | 16 -bit and 32-bit data right / left rotation |
| Shift instructions | Shift data by bit or word |
| Bit processing instructions | Set, reset, and test bits |
| Data processing instructions | Search, encode, and decode data at specified devices <br> Disunite and unite data |
| Structured program instructions | Repeated operation, subroutine program calls, <br> subroutine calls between program files, switching <br> between main and subprogram parts, micro computer <br> program calls, index qualification of entire ladders, store <br> index qualification values in data tables |
| Data table operation instructions | Write to and read data from a data table, delete and <br> insert data blocks in a data table |
| Buffer memory access instructions | Buffer memory access of special function modules |
| Display instructions | Output ASCII characters to the outputs of a module or to <br> an LED display |
| Debugging and failure diagnosis instructions | Failure checks, setting and resetting status latch, <br> sampling trace, program trace |
| Character string processing instructions | Character string (ASCII code) processing |
| Special function instructions | Trigonometrical functions, square root and exponential <br> calculation with BCD data and floating point data |
| Other instructions | Upper and lower limit control and storage of checked <br> data |
| Data control instructions | Switching between file register blocks and files |
| File register switching instructions | Reset watchdog timer (WDT), pulse generation, direct <br> read from indirect access file registers, numerical key <br> input from keyboard, batch save or recovery of index <br> registers, reading module information/model name, trace <br> set/trace reset, writing to and reading from files/standard <br> ROM, program instructions, data transfer, user message |
| Clock instructions | Reading/writing of the values of year, month, day, hour, <br> minute, second, and day of the week; addition/ <br> subtraction of the values of hour, minute, and second; <br> conversion of the values of hour, minute, and second into <br> second; comparison between the values of year, month, <br> and day; and comparison between the values of hour, <br> minute, and second. |
| Expansion clock instruction | Reading of the values of year, month, day, hour, minute, <br> second, millisecond, and day of the week; addition/ <br> subtraction of the values of hour, minute, second, and <br> millisecond |
| Message output and key input on peripheral units |  |
|  |  |
|  |  |

### 7.1 Logical operation instructions

Via the logical operation instructions logical connections such as logical sum or logical product are programmed.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| AND <br> (logical product) | WAND | WAND_M, WAND_3_M |
|  | WANDP | WANDP_M, WANDP_3_M |
|  | DAND | DAND_M, DAND_3_M |
|  | DANDP | DANDP_M, DANDP_3_M |
|  | BKAND | BKAND_M |
|  | BKANDP | BKANDP_M |
| $\begin{gathered} \text { OR } \\ \text { (logical sum) } \end{gathered}$ | WOR | WOR_M, WOR_3_M |
|  | WORP | WORP_M, WORP_3_M |
|  | DOR | DOR_M, DOR_3_M |
|  | DORP | DORP_M, DORP_3_M |
|  | BKOR | BKOR_M |
|  | BKORP | BKORP_M |
| Exclusive OR (XOR) | WXOR | WXOR_M, WXOR_3_M |
|  | WXORP | WXORP_M, WXORP_3_M |
|  | DXOR | DXOR_M, DXOR_3_M |
|  | DXORP | DXORP_M, DXORP_3_M |
|  | BKXOR | BKXOR_M |
|  | BKXORP | BKXORP_M |
| Exclusive NOR (XNR) | WXNR | WXNR_M, WXNR_3_M |
|  | WXNRP | WXNRP_M, WXNRP_3_M |
|  | DXNR | DXNR_M, DXNR_3_M |
|  | DXNRP | DXNRP_M, DXNRP_3_M |
|  | BKXNR | BKXNR_M |
|  | BKXNRP | BKXNRP_M |

NOTE Within the IEC editors please use the IEC instructions.

Logical instructions are processed bit by bit as binary data. The two conditions ( 0 and 1 ) are connected and the result of the connection is output to a destination address.

The following table shows the logical connection results of the conditions 0 and 1. A and $B$ are input variables and $Y$ is the output variable.

| Logical Connection | Processing Details | Operation Expression | Example |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A | B | Y |
| Logical AND | Output $Y$ set to 1 , only if both inputs $A$ and $B$ are set to 1. | $Y=A \times B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |
| Logical OR | Output $Y$ set to 1, if at least one of the inputs $A$ or $B$ is set to 1 . | $Y=A+B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 1 |
| Logical exclusive OR(XOR) | Output $Y$ set to 1 , if the inputs $A$ and $B$ are different, and is set to 0 if A and B are equal. | $Y=\bar{A} \times B+A \times \bar{B}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 |
| Logical exclusive NOR (XNR) | Output $Y$ set to 1 , if the inputs $A$ and $B$ are equal, and is set to 0 , if $A$ and $B$ are different. | $Y=(\bar{A}+B)(A+\bar{B})$ | 0 | 0 | 1 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |

### 7.1.1 WAND, WANDP, DAND, DANDP

CPU


Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | WUND | ¢ |  | WAND_3_M | s1.s2.d1 |
| MELSEC | W/AND | 81 $s 2$ $d 1$ |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data for logical product, or first number of device storing such data. |  |
| d | Data for logical product, or first number of device storing such data. | BIN 16-/32-bit |
| s1 |  |  |
| s2 | First number of device storing result of logical operation. |  |
| d1 (for DAND d) |  |  |

## Functions

## Logical AND

## WAND 16-bit data

The logical AND forms the logical product of two input variables.

- Variation 1:

16-bit data designated by $s$ and $d$ form the logical product bit by bit. The result is output to the device designated by d.



```
d \begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
```


## - Variation 2 :

16-bit data designated by s1 and s2 form the logical product bit by bit. The result is output to the device designated by d1.

```
sccuccccc
```




Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

## DAND 32-bit data

- Variation 1 :

32-bit data designated by $s$ and $d$ form the logical product bit by bit. The result is output to the device designated by d .


## - Variation 2 :

32-bit data designated by s1 and s2 form the logical product bit by bit. The result is output to the device designated by d .


After executing the connection, all bits exceeding the digit designation are set to 0 .

## Program

## Example 1

WANDP (s, d)
With leading edge from XA, the following program sets the digit of tens (b5-b7) in the BCD 4-digit value in D10 to 0 . The result is stored again in D10.


## Program

## Example 2

DANDP ( $\mathrm{s}, \mathrm{d}$ )
With leading edge from $\mathrm{X8}$, the following program forms the logical product of 32-bit data in D99 and D100 and 24-bit data at X30 through X47. The result is stored again in D99 and D100.


[^28]
## Program

## Example 3

WANDP (s1, s2, d1)
With leading edge from XA, the following program forms the logical product of data in X10 through X1B and data in D33. The result is stored in D40.

${ }^{1}$ These bits are set to 0 .

## Program

 Example 4WANDP (s1, s2, d1)
With leading edge from X1C, the following program forms the logical product of data in D10 and D20. The result is stored in M0 through M11.


[^29]
## Program

## Example 5

DANDP ( $s 1, s 2, d)$
With leading edge from XA, the following program sets the digit of hundreds in the BCD 4-digit value in D10 and D11 to 0 . The result is output at Y10 through Y2B.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DANDP | $\begin{aligned} & \text { XA } \\ & \text { D10 } \\ & \text { HFFOFFFFF } \\ & \text { K } 7 \times 10 \end{aligned}$ |  |  |
|  |  | , D11 (BC |  | 10110011111000 <br> 1/1:1,1,111,1:1,11:1,1:1 |

${ }^{1}$ These bits remain unchanged.

NOTE The program examples 2 and 5 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.1.2 BKAND, BKANDP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module | $\underset{\text { Zn }}{\mid \text { Index Register }}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | n List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKAND | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & n \end{aligned}$ |  | BKAND_M | s1, s2, n, d |

GX Works2
$\left.\begin{array}{|ccccccc|}\hline \text { H1 } & \text { BKAND } & \text { s1 } & \text { s2 } & d & n & \\ \hline\end{array}\right]$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical product. ${ }^{1)}$ |  |
| s2 | First number of data or first number of device storing data for logical operation. ${ }^{1)}$ | BIN 16-bit |
| $d$ | First number of device storing result of logical operation. ${ }^{1)}$ |  |
| $n$ | Number of data blocks forming the logical product. |  |

${ }^{1}$ The same device number can be specified for s 1 and d or s 2 and d .

## Functions Forming a logical product with 16-bit data blocks

BKAND Forming a logical product with data blocks
The BKAND instruction forms the logical product beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767.


## Operation Errors

## Program <br> Example

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s1, s2, or d.
(Error code 4101)
- The device range for $n$ points starting from the device designated by $s 1$ overlaps with the device range for $n$ points starting from the device designated by $d$ (except when the same device is specified for s 1 and d).
(Error code: 4101)
- The device range for $n$ points starting from the device designated by s2 overlaps with the device range for $n$ points starting from the device designated by $d$ (except when the same device is specified for s2 and d).
(Error code: 4101)

BKANDP
With leading edge from X20, the following program forms the logical product of data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D202. The number of 16-bit data blocks (3) to be processed is stored in D0.


### 7.1.3 WOR, WORP, DOR, DORP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\stackrel{5}{8}$ |  | WOR_3_M | s1.s2.d1 |
| MELSEC |  | $s 1$ $s 2$ $d 1$ |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data for logical sum, or first number of device storing such data. |  |
| d | Data for logical sum, or first number of device storing such data. | BIN 16-/32-bit |
| s1 |  |  |
| s2 | First number of device storing result of logical operation. |  |
| d1 (for DOR d) | Finn |  |

## Functions Logical OR

WOR 16-bit data
The logical OR forms the logical sum of two input variables.

- Variation 1 :

16-bit data designated by $s$ and $d$ are added bit by bit. The result is output to the device designated by d.


s | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



- Variation 2 :

16-bit data designated by $s 1$ and $s 2$ are added bit by bit. The result is output to the device designated by d1.



```
d 1 \begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 \\
\hline
\end{tabular}
```

Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

DOR
32-bit data

- Variation 1 :

32-bit data designated by $s$ and $d$ are added bit by bit. The result is output to the device designated by d .


- Variation 2 :

32-bit data designated by s1 and s2 are added bit by bit. The result is output to the device designated by d.


After executing the connection, all bits exceeding the digit designation are set to 0 .

## Program

## Example 1

WORP (s, d)
With leading edge from XA, the following program adds data in D10 to data in D20. The result is stored in D10.


Program
DORP (s, d)

## Example 2

With leading edge from X2B, the following program adds data at the inputs X0 through X1F to a hexadecimal value FF00FF00. The result is stored in D66 and D67.


## Program

## Example 3

WORP (s1, s2, d1)
With leading edge from XA , the following program adds data at the inputs X 10 through X 1 B to data in D33. The result is output to the outputs Y30 through Y3B.

${ }^{1}$ These bits are set to 0 .
${ }^{2}$ These bits remain unchanged.

## Program

Example 4
DORP (s1, s2, d)
With leading edge from M8, the following program adds 32-bit data in D0 and D1 to 24-bit data at the inputs X20 through X37. The result is stored in D23 and D24.


NOTE The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.1.4 BKOR, BKORP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special Function Module$\mathbf{U} \square \mathbf{G} \square$ | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d | - | $\bullet$ | $\bigcirc$ | - | - | - | - | - | - |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instr | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKOR | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & n \end{aligned}$ |  | BKOR_M | s1,s2.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical sum. ${ }^{1)}$ |  |
| s2 | First number of data, or first number of device storing data for logical sum. ${ }^{1)}$ | BIN 16-bit |
| $d$ | First number of device storing result of logical operation. ${ }^{1)}$ |  |
| $n$ | Number of data blocks forming the logical sum. |  |

${ }^{1}$ The same device number can be specified for s 1 and d or s 2 and d .

## Functions Forming a logical sum with 16-bit data blocks

## BKOR Forming a logical sum with data blocks

The BKOR instruction forms the logical sum beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767.


## Operation Errors

Program
Example

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s1, s2, or d.
(Error code 4101)
- The device range for $n$ points starting from the device designated by $s 1$ overlaps with the device range for $n$ points starting from the device designated by $d$ (except when the same device is specified for s 1 and d).
(Error code: 4101)
- The device range for $n$ points starting from the device designated by $s 2$ overlaps with the device range for $n$ points starting from the device designated by $d$ (except when the same device is specified for s2 and d).
(Error code: 4101)

BKORP
With leading edge from X20, the following program forms the logical sum of data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D102. The number of 16-bit data blocks (3) to be processed is stored in D0.


### 7.1.5 WXOR, WXORP, DXOR, DXORP

CPU


Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | M $0 \times 0 \mathrm{R}$ | $\stackrel{5}{d}$ |  | M ${ }^{\text {a }}$ OR_3_M | s1.s2.d1 |
| MELSEC |  | s1 $s 2$ d1 |  |  |  |



## Functions Logical exclusive OR

WXOR 16-bit data
The logical exclusive OR forms the logical sum of two input variables $(Y=(\bar{A} \times B)+(A x \bar{B}))$.

- Variation 1 :

16-bit data designated by s and d form a logical exclusive OR connection. The result is output to the device designated by d .
d




- Variation 2 :

16-bit data designated by s1 and s2 form a logical exclusive OR connection. The result is output to the device designated by d .

```
scol
s2%
d14
```

Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

## DXOR 32-bit data

- Variation 1:

32-bit data designated by s and d form a logical exclusive OR connection. The result is output to the device designated by d .


## - Variation 2 :

32-bit data designated by s 1 and s2 form a logical exclusive OR connection. The result is output to the device designated by d .


After executing the connection, all bits exceeding the digit designation are set to 0 .

## Program

## Example 1

WXORP (s, d)
With leading edge from XA, the following program connects data in D10 with data in D20. The result is stored again in D10.


Program

DXORP (s, d)
With leading edge from X6, the following program compares 32-bit data at the inputs X20 through X3F to the bit pattern in data registers D9 and D10. The result is stored again in D9 and D10. The number of set bits in D9 and D10 is stored in D16.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | ion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> DXORP <br> DSUMP | $x 8$ K8)20 <br> D9 <br> D9 <br> D16 |  | ( $\begin{aligned} & \text { LD } \\ & \text { DXORP_M } \\ & \text { OSUMP_M }\end{aligned}$ | $\begin{aligned} & \text { X6 } \\ & \text { K8x20, var_D9 } \\ & \text { var_ } 09.016 \end{aligned}$ |
| s+1 |  |  |  |  |  |
|  |  |  |  |  |  |
| DXORP |  |  |  |  |  |
|  |  |  | b31--------------- b16b15---------------- b0 |  |  |
| $d+1 \quad \text { § } \quad d$ |  |  |  |  |  |
|  |  |  |  |  |  |
| $\Omega$ |  |  |  |  |  |
| D16 17 |  |  |  |  |  |

## Program

## Example 3

WXORP (s1, s2, d1)
With leading edge from X 10 , the following program forms an exclusive OR connection of input data X10 through X1B with data in D33. The result is stored in D33 and output to Y30 through Y3B.

${ }^{1}$ These bits are set to 0 .
${ }^{2}$ These bits remain unchanged.

## Program

Example 4
DXORP (s1, s2, d)
With leading edge from $\mathrm{X10}$, the following program forms an exclusive OR connection of data in D20 and D21 with data in D30 and D31. The result is stored in D40 and D41.


NOTE The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.1.6 BKXOR, BKXORP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special <br> Function Module UCIG | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |
| n | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bigcirc$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKKOR | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & n \end{aligned}$ |  | BKKOR_M |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical operation. ${ }^{1)}$ |  |
| s2 | First number of data, or first number of device storing data for logical operation. ${ }^{1)}$ | BIN 16-bit |
| $d$ | First number of device storing result of operation. ${ }^{1)}$ |  |
| $n$ | Number of data blocks forming the exclusive OR operation. |  |

[^30]
## Functions Exclusive OR operations with 16-bit data blocks

## BKXOR Exclusive OR operations with data blocks

The BKXOR instruction performs an exclusive OR operation beginning with the nth 16 -bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16bit block of the result is stored beginning from device $d$ onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767.


## Operation Errors

## Program <br> Example

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of data blocks determined by n exceeds the storage device numbers designated by s1, s2, or d. (Error code 4101)
- The device range for $n$ points starting from the device designated by $s 1$ overlaps with the device range for $n$ points starting from the device designated by $d$ (except when the same device is specified for s1 and d).
(Error code: 4101)
- The device range for $n$ points starting from the device designated by $s 2$ overlaps with the device range for $n$ points starting from the device designated by $d$ (except when the same device is specified for s2 and d).
(Error code: 4101)


## BKXORP

With leading edge from X20, the following program performs an exclusive OR operation with data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D202. The number of 16-bit data blocks (3) to be processed is stored in D0.


### 7.1.7 WXNR, WXNRP, DXNR, DXNRP

CPU


Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data for exclusive NOR operation, or first number of device storing such data |  |
| d | Data for exclusive NOR operation, or first number of device storing such data | BIN 16-/32-bit |
| s1 | First number of device storing result of logical operation |  |
| s2 | d (d1 for <br> WXNRP) |  |

## Functions Logical exclusive NOR

WXNR 16-bit data
The logical exclusive NOR forms the logical product of the logical sum of two input variables $(Y=(\bar{A}+B) \times(A+\bar{B}))$.

- Variation 1:

16-bit data designated by s and d form a logical exclusive NOR connection. The result is output to the device designated by d .

```
d
```




```
d \begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
```


## - Variation 2 :

16-bit data designated by s1 and s2 form a logical exclusive NOR connection. The result is output to the device designated by d .

The WXNRP operation instruction outputs the result to the device designated by d 1 .



```
d (d1) \begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0 & 0 & 15 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \\
\hline
\end{tabular}
```

Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

## DXNR 32-bit data

- Variation 1 :

32-bit data designated by s and d form a logical exclusive NOR connection. The result is output to the device designated by d .


- Variation 2 :

16-bit data designated by $s 1$ and $s 2$ form a logical exclusive NOR connection. The result is output to the device designated by d .


After executing the connection, all bits exceeding the digit designation are set to 0 .

## Program WXNRP (s, d)

## Example 1

With leading edge from XC, the following program compares the bit pattern of the 16-bit data value at the inputs X30 through X3F to the data value in D99. The result of the operation is stored again in D99. The number of set bits is stored in D7.


## Program

## Example 2

DXNRP (s, d)
With leading edge from X6, the following program compares the bit pattern of the 32-bit data value at the inputs X20 through X3F to data in D16 and D17. The result of the operation is stored again in D16 and D17. The number of set bits is stored in D18.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | ion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DXNRP DSUMP den | X8 k8x20 016 016 016 018 |  | $\begin{aligned} & \text { LD } \\ & \begin{array}{l} \text { LDNRPM } \\ \text { DONRP } \\ \text { DSUMF M } \end{array} \\ & \hline \end{aligned}$ | k8\%20 , var_D16 var_016. D18 |
| $s+1$ |  |  |  |  |  |
|  |  |  |  |  |  |
| DXNRP |  |  |  |  |  |
| $\overbrace{\text { b31--------------- b16b15 ---------------- b0 }}$ |  |  |  |  |  |
| d |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

Program

## Example 3

WXNRP (s1, s2, d1)
With leading edge from XO , the following program performs an exclusive NOR operation with 16-bit data at the inputs X30 through X3F and data in D99. The result of the operation is stored in D7.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | MKNRR | $\begin{aligned} & \times 0 \\ & \text { K4×30 } \\ & 099 \\ & 07 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | $M_{M_{N}}$ |  |  |  |  |  |  | LD WKXNRP_3_M | $\begin{aligned} & \mathrm{KD} \\ & \mathrm{~K} 4 \times 30 \\ & \hline \end{aligned} \mathrm{D99} . \mathrm{D7}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X3F-X30 |  |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |  | 1 | 0 | 1 | 0 | 1 |  |  |
| WXNRP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D99 |  |  | b15 <br> 1 | 11 | 0 | 0 | 1 | \| 0 | 0 | 1 | 1 | 1 | - | - | 1 | 1 | 1 | -- | 0 |  |  |
| b15-------------- b8 b7--------------- b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D7 |  |  | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  | , | 1 | 0 | 1 | 1 | 0 |  |  |

## Program

## Example 4

DXNRP (s1, s2, d)
With leading edge from X 10 , the following program performs an exclusive NOR operation with 32-bit data in the registers D20 and D21 and with data in D10 and D11. The result of the operation is stored in D40 and D41.


NOTE
The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.1.8 BKXNR, BKXNRP

CPU


Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special <br> Function Module UCIG | $\begin{array}{\|c\|} \left\lvert\, \begin{array}{c} \text { Index Register } \\ \text { Zn } \end{array}\right. \\ \hline \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |
| n | - | - | - | $\bullet$ | $\bullet$ | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKMNR | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & n \end{aligned}$ |  | BKNR_M | s1,s2,n,d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical operation ${ }^{1)}$ |  |
| s2 | First number of data, or first number of device storing data for logical operation ${ }^{1)}$ | BIN 16-bit |
| $d$ | First number of device storing result of logical operation ${ }^{1)}$ |  |
| $n$ | Number of data blocks to be processed |  |

${ }^{1}$ The same device number can be specified for $s 1$ and $d$ or $s 2$ and $d$.

## Functions Exclusive NOR operations with 16-bit data blocks

BKXNR Exclusive NOR operations with data blocks
The BKXNR instruction performs an exclusive NOR operation beginning with the nth 16 -bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16 -bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767.


## Operation Errors

## Program <br> Example

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s1, s2, or d. (Error code 4101)
- The device range for $n$ points starting from the device designated by $s 1$ overlaps with the device range for $n$ points starting from the device designated by $d$ (except when the same device is specified for s1 and d).
(Error code: 4101)
- The device range for $n$ points starting from the device designated by $s 2$ overlaps with the device range for n points starting from the device designated by d (except when the same device is specified for s2 and d).
(Error code: 4101)


## BKXNRP

With leading edge from X20, the following program performs an exclusive NOR operation with data in registers D100 through D102 and with data in registers R0 through R2. The result of the operation is stored in the registers D200 through D202. The number of 16-bit blocks (3) to be processed is stored in DO.


### 7.2 Data rotation instructions

The following rotation instructions rotate data stored in devices bit by bit. Data can be rotated to the right as well as to the left.


Example for a rotation to the right.

Rotation instructions can alternatively be applied with or without carry flag. The rotation instructions are suitable for 16-bit and 32-bit data. In total, 16 different rotation instructions are supplied:

| Function | MELSEC Instruction in MELSEC Editor | IEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Data rotation to the right(16-bit) | ROR | ROR_M |
|  | RORP | RORP_M |
|  | RCR | RCR_M |
|  | RCRP | RCRP_M |
| Data rotation to the left (16-bit) | ROL | ROL_M |
|  | ROLP | ROLP_M |
|  | RCL | RCL_M |
|  | RCLP | RCLP_M |
| Data rotation to the right (32-bit) | DROR | DROR_M |
|  | DRORP | DRORP_M |
|  | DRCR | DRCR_M |
|  | DRCRP | DRCRP_M |
| Data rotation to the left (32-bit) | DROL | DROL_M |
|  | DROLP | DROLP_M |
|  | DRCL | DRCL_M |
|  | DRCLP | DRCLP_M |

NOTE Within the IEC editors please use the IEC instructions.

### 7.2.1 ROR, RORP, RCR, RCRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\qquad$ |  | Special Function Module$\mathrm{U} \square \mathrm{G} \square$ | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | - | - | - | - | - | - | - | - | - |
| n | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | n |  | ROR_M | n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device performing data rotation | BIN 16-bit |
| $n$ | Number of rotations (0 to 15) |  |

## Functions Data rotation to the right (16-bit)

## ROR Rotation instruction without carry flag

The ROR instruction rotates data bits in the device designated by d by n bits to the right. The carry flag (SM700) is not included. It retains the condition of the latest bit rotated from b0 to b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

## RCR Rotation instruction with carry flag

The RCR instruction rotates data bits in the device designated by $d$ by $n$ bits to the right, including the carry flag. The carry flag (SM700) retains the condition of the bit rotated by n bits. The condition of the carry flag ( 0 or 1 ) prior to the rotation is moved to the right within d by n bits beginning from b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

NOTE If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations $n /$ number of bits
For example, 16 rotations of 12 bits correspond to a rotation by 4 bits, since the remainder of the quotient 16/12 equals 4. The reason for this is that a bit x in 12 bits after 12-fold rotation again reaches the same position prior to the rotation.

For this reason, specify a value in the range from 0 to 15 as $n$.

## Program

## Example 1

RORP
With leading edge from XC , the following program rotates the contents of DO by 3 bits to the right.

${ }^{1}$ Contents of bits b0-b2 before the rotation
${ }^{2}$ Contents of bits b4-b15 before the rotation
${ }^{3}$ Contents of bit b3 before the rotation
${ }^{4}$ Contents of bit b2 before the rotation
${ }^{5}$ Carry flag SM700

## Program

## Example 2

RCRP
With leading edge from XC , the following program rotates the contents of DO by 3 bits to the right; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the right by 3 digits.

${ }^{1}$ Contents of bits b1 and b0 before the rotation
${ }^{2}$ Contents of carry flag before the rotation
${ }^{3}$ Contents of bits b4-b15 before the rotation
${ }^{4}$ Contents of bit b3 before the rotation
${ }^{5}$ Contents of bit b2 before the rotation
${ }^{6}$ Carry flag SM700

### 7.2.2 ROL, ROLP, RCL, RCLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct J■N |  | Special Function Module UПG | $\underset{\text { Zn }}{\text { Index Register }}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | - | $\bullet$ | - | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ROL |  | $\begin{aligned} & \quad \text { ROLMM } \\ & -\mathrm{EN} \text { ENO } \\ & -\mathrm{n} \\ & \hline \end{aligned}$ | ROL_M | n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device performing data rotation |  |
| $n$ | Number of rotations (0 to 15) |  |

## Functions Data rotation to the left (16-bit)

## ROL Rotation instruction without carry flag

The ROL instruction rotates data bits in the device designated by $d$ by $n$ bits to the left. The carry flag (SM700) is not included. It retains the condition of the latest bit rotated from b0 to b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

## RCL Rotation instruction with carry flag

The RCL instruction rotates data bits in the device designated by d by n bits to the left, including the carry flag. The carry flag (SM700) retains the condition of the bit rotated by n bits. The condition of the carry flag (0 or 1 ) prior to the rotation is moved to the left within d by n bits beginning from b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

NOTE If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

## Number of rotations $n /$ number of bits

For example, 16 rotations of 12 bits correspond to a rotation by 4 bits, since the remainder of the quotient 16/12 equals 4. The reason for this is that a bit x in 12 bits after 12-fold rotation again reaches the same position prior to the rotation.
For this reason, specify a value in the range from 0 to 15 as $n$.

## Program

## Example 1

ROLP
With leading edge from XC, the following program rotates the contents of DO by 3 bits to the left.

${ }^{1}$ Contents of bit b12 before the rotation
${ }^{2}$ Contents of bits b11-b0 before the rotation
${ }^{3}$ Contents of bits b15-b13 before the rotation
${ }^{4}$ Contents of bit b12 before the rotation
${ }^{5}$ Carry flag SM700

## Program

## Example 2

RCLP
With leading edge from XC, the following program rotates the contents of DO by 3 bits to the left; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the left by 3 digits.

${ }^{1}$ Contents of bit b12 before the rotation
${ }^{2}$ Contents of bits b11-b0 before the rotation
${ }^{3}$ Contents of carry flag SM700
${ }^{4}$ Contents of bits b14 and b15 before the rotation
${ }^{5}$ Contents of carry flag SM700 before the rotation
${ }^{6}$ Carry flag SM700

### 7.2.3 DROR, DRORP, DRCR, DRCRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DROR | d <br> $n$ <br>  |  | DROR_M | n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device performing data rotation | BIN 32-bit |
| $n$ | Number of rotations (0 to 31) | BIN 16-bit |

## Functions Data rotation to the right (32-bit)

DROR Rotation instruction without carry flag
The DROR instruction rotates data bits in the device designated by d by n bits to the right. The carry flag (SM700) is not included. It retains the condition of the latest bit rotated from b0 to b31.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

## DRCR Rotation instruction with carry flag

The DRCR instruction rotates data bits in the device designated by d by n bits to the right, including the carry flag. The carry flag (SM700) retains the condition of the bit rotated by n bits. The condition of the carry flag ( 0 or 1 ) prior to the rotation is moved to the right within d (A0, A1) by $n$ bits beginning from b31.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

NOTE If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations $n$ / number of bits
For example, 31 rotations of 24 bits correspond to a rotation by 7 bits, since the remainder of the quotient 31/24 equals 7 . The reason for this is that a bit $x$ in 24 bits after 24 -fold rotation again reaches the same position prior to the rotation.

For this reason, specify a value in the range from 0 to 31 as $n$.

## Program

## Example 1

DRORP
With leading edge from XC, the following program rotates the contents of D0 and D1 by 4 bits to the right.

${ }^{1}$ Contents of bits b3-b0 before the rotation
${ }^{2}$ Contents of bits b31-b4 before the rotation
${ }^{3}$ Contents of bit b3 before the rotation
${ }^{4}$ Carry flag SM700

Program
Example 2

DRCRP
With leading edge from XC , the following program rotates the contents of D0 and D1 by 4 bits to the right; the carry flag SM700 is included. The condition of SM700 ( $0 / 1$ ) prior to the rotation is moved to the right by 4 digits.

${ }^{1}$ Contents of bits b2-b0 before the rotation
${ }^{2}$ Contents of carry flag SM700 before the rotation
${ }^{3}$ Contents of bits b5-b31 before the rotation
${ }^{4}$ Contents of bit b4 before the rotation
${ }^{5}$ Contents of bit b3 before the rotation
${ }^{6}$ Carry flag SM700

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.2.4 DROL, DROLP, DRCL, DRCLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DROL | ${ }^{\text {d }}$ |  | ${ }^{\text {DROL_M }}$ |  |

GX Works2 $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device performing data rotation | BIN 32-bit |
| n | Number of rotations (0 to 31) | BIN 16-bit |

## Functions Data rotation to the left (32-bit)

DROL Rotation instruction without carry flag
The DROL instruction rotates data bits in the device designated by d by n bits to the left. The carry flag (SM700) is not included. It retains the condition of the latest bit rotated from b31 to b0.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

## DRCL Rotation instruction with carry flag

The DRCR instruction rotates data bits in the device designated by d by n bits to the left, including the carry flag. The carry flag (SM700) retains the condition of the bit rotated by $n$ bits. The condition of the carry flag (0 or 1 ) prior to the rotation is moved to the left within $d(A 0, A 1)$ by n bits beginning from b31.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag SM700

NOTE If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations $n /$ number of bits
For example, 31 rotations of 24 bits correspond to a rotation by 7 bits, since the remainder of the quotient $31 / 24$ equals 7 . The reason for this is that a bit x in 24 bits after 24-fold rotation again reaches the same position prior to the rotation.

For this reason, specify a value in the range from 0 to 31 as $n$.

## Program

## Example 1

DROLP
With leading edge from XC , the following program rotates the contents of D0 and D1 by 4 bits to the left.

${ }^{1}$ Contents of bits b27-b0 before the rotation
${ }^{2}$ Contents of bits b31-b28 before the rotation
${ }^{3}$ Contents of bit b28 before the rotation
${ }^{4}$ Carry flag SM700

## Program

## Example 2

DRCLP
With leading edge from XC , the following program rotates the contents of D0 and D1 by 4 bits to the left; the carry flag (SM700) is included. The condition of SM700 (0/1) prior to the rotation is moved to the left by 4 digits.

${ }^{1}$ Contents of bits b27-b0 before the rotation
${ }^{2}$ Contents of carry flag before the rotation
${ }^{3}$ Contents of bits b31-b29 before the rotation
${ }^{4}$ Contents of bit b28 before the rotation
${ }^{5}$ Carry flag SM700

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.3 Data shift instructions

The shift instructions move data by bits or blocks of data within one data word. Data can be shifted to the right as well as to the left.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Shift a 16-bit data word by $n$ bits | SFR | SFR_M |
|  | SFRP | SFRP_M |
|  | SFL | SFL_M |
|  | SFLP | SFLP_M |
| Shift $n$ bit devices by 1 bit | BSFR | BSFR_M |
|  | BSFRP | BSFRP_M |
|  | BSFL | BSFL_M |
|  | BSFLP | BSFLP_M |
| Shift $n$ bit devices by $n$ bits | SFTBR |  |
|  | SFTBRP |  |
|  | SFTBL |  |
|  | SFTBLP |  |
| Shift n word devices by one digit | DSFR | DSFR_M |
|  | DSFRP | DSFRP_M |
|  | DSFL | DSFL_M |
|  | DSFLP | DSFLP_M |
| Shift n word devices by n words | SFTWR |  |
|  | SFTWRP |  |
|  | SFTWL |  |
|  | SFTWLP |  |

NOTE
Within the IEC editors please use the IEC instructions.

### 7.3.1 SFR, SFRP, SFL, SFLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ G | $\begin{array}{\|c} \text { Index Register } \\ \mathrm{Zn} \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | - | - | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - |
| n | - | - | - | $\bullet$ | - | $\bullet$ | - | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | SFR_M | n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing data to be shifted | BIN 16-bit |
| $n$ | Number of shiftings (0 to 15) |  |

## Functions $\quad$ Shifting a 16-bit data word by $n$ bits

## SFR Shifting to the right

The SFR instruction shifts the 16-bit data word designated by d by n bits to the right.

${ }^{1}$ These bits are set to 0 .
${ }^{2}$ Carry flag SM700

The most significant $n$ bits beginning from bit $b 15$ on are set to 0 . The nth bit ( $\mathrm{b}(\mathrm{n}-1)$ ) to be shifted is moved to the carry flag (SM700).
For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.
For bit devices, shifting within a device with a specified number of bits is feasible (see program example 1).

## SFL Shifting to the left

The SFL instruction shifts the 16-bit data word designated by d by n bits to the left.

${ }^{1}$ These bits are set to 0 .
${ }^{2}$ Carry flag SM700

The least significant $n$ bits beginning from bit b0 on are set to 0 . The nth bit (b(15-n)) to be shifted is moved to the carry flag (SM700).
For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.
For bit devices, shifting within a device with a specified number of bits is feasible (see program example 1).

## Program

## Example 1

## SFRP

With leading edge from X20, the following program shifts the content of Y10 through Y1B by the number of bits specified by D0 to the right. The condition of Y13 is stored in the carry flag (SM700).

| MELSEC Instruction List |  |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { SFR } \end{aligned}$ | $\begin{aligned} & x_{20} 0 \\ & \mathrm{~K}_{3} \mathrm{Y} 10 \\ & \mathrm{D0} \end{aligned}$ |  |  |  |  |  |  |  |  | F |  | $L_{\text {- }}^{\text {K } 3 \times 10}$ | LD SFRP_M | $\begin{aligned} & x_{20} \\ & 00, \mathrm{~K} 3 \mathrm{Y} 10 \end{aligned}$ |
| Y1B------ Y18 Y17------ Y14 Y13------ Y10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |
| D0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 0 0 0 1 0 1 0 1 0 1 0$\square$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

${ }^{1}$ These bits are set to 0.
${ }^{2}$ Carry flag SM700

## Program

## Example 2

SFLP
With leading edge from X1C, the following program shifts the content of Y10 through Y18 by 3 bits to the left. The condition of Y15 is stored in the carry flag (SM700).


[^31]
### 7.3.2 BSFR, BSFRP, BSFL, BSFLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices Jser) | File |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ \G $\square$ |  |  | U |
| d | - | - | - | - | - | - | - | - |  |
| n | - | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BSFR |  |  | BSFR_M | n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device to be shifted | Bit |
| n | Number of devices to be shifted | BIN 16-bit |

## Functions Shifting $\mathbf{n}$ bit devices by 1 bit

## BSFR Shifting to the right

The BSFR instruction shifts the contents of specified bit devices by 1 bit to the right. The shift operation starts from the address of the device designated by d and is proceeded for the following n addresses.

${ }^{1}$ This bit is set to 0 .
${ }^{2}$ Carry flag SM700

## BSFL Shifting to the left

The BSFL instruction shifts the contents of specified bit devices by 1 bit to the left. The shift operation starts from the address of device designated by d and is proceeded for the following n addresses.


1 This bit is set to 0.
${ }^{2}$ Carry flag SM700

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value in n exceeds the available number of bits in the device designated by d . (Error code 4101)


## Program

## Example 1

BSFRP
With leading edge from X8F, the following program shifts data of the internal relays M668 through M676 by one bit to the right. M668 retains the value of M669, M669 that of M670 etc.
The contents of the first device (M668) is written to the carry flag (SM700), and the last device (M676) retains the value 0 .

${ }^{1}$ This bit is set to 0 .
${ }^{2}$ Carry flag SM700

Program

## Example 2

BSFLP
With leading edge from X 4 , the following program shifts the contents of the outputs Y60 through Y6F by one device to the left. The contents of the last output (Y6F) is stored in the carry flag (SM700), and the first output (Y60) is reset to 0.

| MELSEC Instruction List |  |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD BSFLP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LD日SFLP_ |  | $\begin{aligned} & x_{4} \\ & 16, ~ y 60 \end{aligned}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |
|  |  |  | Y6F | Y6E | Y6D | Y6C | \% | Y6A | Y69 | Y68 | - |  | Y65 | Y64 | Y63 | $/$ |  | Y60 |  |
|  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |  |
| $\wedge$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^32]
### 7.3.3 SFTBR, SFTBRP, SFTBL, SFTBLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices


${ }^{1}$ Except T, C, ST and S

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device to be shifted | Bit |
| $n 1$ | Number of bits to be shifted | BIN 16-bit |
| n2 | Number of shifts |  |

## Functions $\quad$ Shifting $\mathbf{n}$ bit devices by $\mathbf{n}$ bits

SFTBR Shifting to the right
This instruction shifts the n 1 bits data in the devices starting from the device specified by d to the right by n 2 bits.

${ }^{1}$ These bits are set to 0 .
${ }^{2}$ Carry flag SM700
$n 1$ and $n 2$ are specified under the condition that $n 1$ is larger than $n 2$. If the value of $n 2$ is equal to or larger than the value of $n 1$, the remainder of $n 2 / n 1$ ( $n 2$ devided by $n 1$ ) is used for a shift.
This instruction specifies n 1 ranged from 1 to 64.
Bits starting from the highest bit to $n 2$ th bit are filled with 0 s. If the value of $n 2$ is larger than the value of n 1 , the remainder of $\mathrm{n} 2 / \mathrm{n} 1$ will be 0 .
If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.

## SFTBL Shifting to the left

This instruction shifts the n 1 bits data in the devices starting from the device specified by to the left by n 2 bits.


[^33]Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value specified by n 1 is other than 0 to 64 . (Error code 4100)
- The value in n 2 is negative. (Error code 4100)
- The value in n 1 exceeds the available number of bits in the device designated by d . (Error code 4101)


## Program

Example 1

SFTBRP
The following program shifts the data of Y 10 to Y 17 ( 8 bits) specified by $d$ to the right by 2 bits ( n 2 ), when M0 is turned on.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  |  | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y17 | Y16 | Y15 | Y14 | Y13 | Y12 | Y11 | Y10 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| Y17 | Y16 | Y15 | 14 | Y13 | Y12 | 11 |  | 1) |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |  |

${ }^{1}$ Carry flag SM700

## Program

SFTBLP
The following program shifts the data of Y21 to Y2C (12 bits) specified by d to the left by 5 bits ( n 2 ), when M0 is turned on.


[^34]
### 7.3.4 DSFR, DSFRP, DSFL, DSFLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices <br> Jser) | File |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ \G $\square$ |  |  |  |
| d | - | $\bullet$ | - | - | - | - | - | - | - |
| n | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DSFR | ${ }^{\text {n }}$ | $\begin{array}{ll}  & \text { DSFRMM } \\ -N_{\text {ENO }} \\ -n^{\pi} \end{array}$ | DSFR_M | n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device to be shifted | BIN 16-bit |
| n | Number of devices to be shifted | BIN 16-bit |

## Functions Shifting n word devices by 1 address

## DSFR Shifting to the right

The DSFR instruction shifts the contents of specified word devices by one address to the right. The shift operation starts from the address designated by $d$ and is proceeded for the following n addresses.

The contents of the most significant device is reset to 0 after the shifting.
For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.

${ }^{1}$ This device is set to 0 .

## DSFL Shifting to the left

The DSFR instruction shifts the contents of specified word devices by one address to the left. The shift operation starts from the address designated by d and is proceeded for the following n addresses.

The contents of the least significant device is reset to 0 after the shifting.
For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.

${ }^{1}$ This device is set to 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in $n$ exceeds the available number of points in the device designated by $d$. (Error code 4101)


## Program

## Example 1

DSFRP
With leading edge from $X B$, the following program shifts data in the data registers D683 through D689 by one address to the right. D683 retains the value of D684, D684 that of D685 etc. The contents of the last data register (D689) retains the value 0.

${ }^{1}$ This device is set to 0 .

## Program

## Example 2

DSFLP
With leading edge from XB, the following program shifts data in the data registers D683 through D689 by one address to the left. D689 retains the value of D688, D688 that of D687 etc. The contents of the first data registers (D683) retains the value 0 .


[^35]
### 7.3.5 SFTWR, SFTWRP, SFTWL, SFTWLP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher.
QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ ㅁ |  | Special Function Module UПG | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n1 | - | - | - | - | - | - | - | - | - |
| n2 | - | - | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |

GX IEC Developer
MELSEC Instruction List

| Ladder Diagram | IEC Instruction List |
| :--- | :--- |
|  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device to be shifted | BIN 16-bit |
| n1 | Number of words to be shifted | BIN 16-bit |
| n2 | Number of shifts |  |

## Functions $\quad$ Shifting n word devices by n words

 SFTWR Shifting to the rightThis instruction shifts n 1 words data in the devices starting from the device specified by d to the right by n 2 words.

${ }^{1}$ Set to 0 H
The n 2 words data in the devices starting from the highest device are filled with 0s.
If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.
If the value of $n 2$ is equal to or larger than the value of $n 1$, the $n 1$ words data in the devices starting from the device specified by d will be filled with 0 s .

## SFTWL Shifting to the left

This instruction shifts the n 1 words data in the devices starting from the device specified by d to the left by n2 words.

${ }^{1}$ Set to OH
The n 2 words data in the devices starting from the lowest device are filled with 0 s.
If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.
If the value of $n 2$ is equal to or larger than the value of $n 1$, the $n 1$ words data in the devices starting from the device specified by d will be filled with 0 s .
Operation
In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The value in n 1 or n 2 is negative. (Error code 4100)
- The range of devices specified by $n 1$ exceeds the range of devices specified by $d$. (Error code 4101)


## Program SFTWRP

Example 1 The following program shifts the 8 words $(\mathrm{n} 1=8)$ data stored in the devices starting from D10 specified by $d$ to the right by 2 words $(n 2=2)$, when M0 is turned on.

${ }^{1}$ Set to OH

## Program

## Example 2

SFTWLP
The following program shifts the 12 words $(\mathrm{n} 1=12)$ data stored in the devices starting from D21 specified by $d$ to the left by 5 words $(n 2=5)$, when M0 is turned on.


[^36]
### 7.4 Bit processing instructions

The bit processing instructions change the condition (set and reset) of single bits or entire sections of bits. The condition of bits in data words can as well be tested with the bit processing instructions.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | BSET | BSET_M |
|  | BSETP | BSETP_M |
|  | BRST | BRST_M |
| Test condition of single bits in <br> $16-/ 32-b i t ~ d a t a ~ w o r d s ~$ | BRSTP | BRSTP_M |
|  | TEST | TEST_M |
|  | TESTP | TESTP_M |
| Reset sections of bits in a batch | DTEST | DTEST_M |
|  | DTESTP | DTESTP_M |
|  | BKRST | BKRST_M |
|  | BKRSTP | BKRSTP_M |

### 7.4.1 BSET, BSETP, BRST, BRSTP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\qquad$ |  | Special Function Module U $\square \mathbf{G}$ | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | - | - | - | - | - | - | - | - | - |
| n | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Device storing bits to be set or reset |  |
| n | Number of bit to be set or reset |  |

## Functions Setting / resetting single bits

## BSET Setting single bits of a word device

The BSET instruction sets the nth bit of a word device to 1 . For $n$, a value between 0 and 15 (b0 to b15) can be specified. The word device is designated by d . If the value in n exceeds 15 , the BSET instruction is executed within the lower 4 bits ( bO to b 3 ). In the following diagram $n$ is set to 6 , so bit b6 is set.

${ }^{1}$ This bit is set.

## BRST Resetting single bits in a word device

The BRST instruction resets the nth bit of a word device to 0 . For $n$, a value between 0 and 15 ( b 0 to b 15 ) can be specified. The word device is designated by d . If the value in n exceeds 15 , the BRST instruction is executed within the lower 4 bits ( b 0 to b 3 ). In the following diagram n is set to 11 , so bit b11 is reset.


[^37]
## Program Example

## BRSTP／BSETP

The following program resets the 8th bit of $D 8$（b8）to 0 when the input XB is switched OFF， and sets the 3rd bit of D8（b3）to 1 when XB is switched ON．

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LDI BRSTP LD BSETP | $\begin{aligned} & \text { x } \\ & \text { D8 } \\ & \text { K8 } \\ & \text { x日 } \\ & \text { D8 } \end{aligned}$ |  | $\|$LDN＿ <br> 日RSTP＿M <br> LD <br> 日SET＿M | $\begin{aligned} & \mathrm{XB} \\ & 8, \mathrm{D} 8 \\ & \mathrm{XB} \\ & 3, \mathrm{D} 8 \end{aligned}$ |
|  |  |  |  |  |  |

NOTE
Single bits in bit devices can be set or reset via a SET or an RST instruction as well．In this case the bits of the word device must be specified．For example，the bit（b8）in data word D5 is addressed as D5．8．

### 7.4.2 TEST, TESTP, DTEST, DTESTP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | TEST |  |  | TEST_MD | $s 1 . s 2 . d$ |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Number of device storing bits to be tested | Word |
| s2 | Number of bit to be tested | Word |
| d | Number of bit device storing condition of tested bit | Bit |

## Functions Test of single bits in 16- / 32-bit data words

## TEST Bit test 16-bit

The TEST instruction checks the condition of a bit s2 in a word device s1. The test result is stored in a bit device designated by d .
The device designated by $d$ is set, if the tested bit is in condition 1 , and reset, if the tested bit is in condition 0 .

The bit specified by s2 can be any bit between b0 and b15 in a 16-bit data word. When 16 or more is designated at s 2 , the target is the bit data at the position indicated by the remainder of $s 2 / 16$. For example, when $s 2=18$, the target is the data at b2 since the remainder of $18 / 16$ is "2".
In the following diagram s2 is set to 5 , so the condition of bit b5 in s1 is tested.


[^38]
## DTEST Bit test 32-bit

The DTEST instruction checks the condition of a bit s 2 in a word device s1 and (s1)+1. The test result is stored in a bit device designated by d .
The device designated by $d$ is set, if the tested bit is in condition 1 , and reset, if the tested bit is in condition 0.
The bit specified by s2 can be any bit between b0 and b31 in a 32-bit data word. When 32 or more is designated at s2, the target is the bit data at the position indicated by the remainder of $s 2 / 32$. For example, when $s 2=34$, the target is the data at b2 since the remainder of $34 / 16$ is "2".
In the following diagram s2 is set to 21 , so the condition of bit b21 in s1 is tested.


[^39]
## Program

## Example 1

TESTP
Depending on the test result of the bit (b10) in the 16-bit data word in D0, the following program either resets or sets relay MO.

${ }^{1}$ Reset M0
${ }^{2}$ Set M0

## Program

Example 2

DTESTP
Depending on the test result of the bit (b19) in the 32-bit data word in W0 and W1, the following program either resets or sets output Y40.

${ }^{1}$ Reset Y40
${ }^{2}$ Set Y40

NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

Instead of applying the TEST instruction, a bit to be tested can also be specified as an input contact (see diagram).


### 7.4.3 BKRST, BKRSTP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct $\square$ |  | Special Function Module | $\left\lvert\, \begin{array}{\|c\|} \hline \text { Index Register } \\ \text { Zn } \\ \hline \end{array}\right.$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |
| n | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKRST | 5 $n$ |  | BKRST_M | s.n |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device to be reset | Bit |
| n | Number of devices to be reset | BIN 16-bit |

## Functions Batch reset of bits

## BKRST Reset instruction

The BKRST instruction resets n bits in the device designated by s .
For annunciators $(F)$, the number $n$ of annunciators stored in $s$ is reset and the contents of the registers SD64 through SD79 is cleared according to the reset annunciators. The remaining data are shifted forward. Moreover, the number of annunciator entries in registers SD64 through SD79 is stored in register SD63.
For timers $(T)$ and counters $(C)$, after the execution of this instruction the setting values of $n$ timers and counters are reset to 0 and the inputs and outputs are reset.

For all other bit devices the number $n$ of the devices starting from the device designated by $s$ are reset.

If the according device is already reset, its condition remains unchanged after execution of the instruction.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in n exceeds the number of bits of the devices designated by s .
(Error code 4101)


## Program

Example 1
BKRSTP
With leading edge from X0, the following program resets the relays M0 through M7.


[^40]
## Program

## Example 2

BKRSTP
With leading edge from X20, the following program resets bits from the bit (b2) in D10 to the bit (b1) in D11.


### 7.5 Data processing instructions

Data processing instructions search data in specified devices, check the number of set bits, encode and decode data (e.g. for 7 -segment displays), disunite and unite data, search maximum and minimum values, sort data, and calculate the totals of 16-/32-bit BIN data blocks.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Search 16-/32-bit data | SER | SER_M |
|  | SERP | SERP_M |
|  | DSER | DSER_M |
|  | DSERP | DSERP_M |
| Check data bits (16-/32-bit) | SUM | SUM_M |
|  | SUMP | SUMP_M |
|  | DSUM | DSUM_M |
|  | DSUMP | DSUMP_M |
| Encode/decode data | DECO | DECO_M |
|  | DECOP | DECOP_M |
|  | ENCO | ENCO_M |
|  | ENCOP | ENCOP_M |
| 7-segment decoding | SEG | SEG_M |
|  | SEGP | SEGP_M |
| Disunite/unite 16-bit data words (4-bit units) | DIS | DIS_M |
|  | DISP | DISP_M |
|  | UNI | UNI_M |
|  | UNIP | UNIP_M |
| Disunite/unite 16-bit data values (variable bit units) | NDIS | NDIS_M |
|  | NDISP | NDISP_M |
|  | NUNI | NUNI_M |
|  | NUNIP | NUNIP_M |
| Disunite/unite 16-bit data values (byte units) | WTOB | WTOB_MD |
|  |  | WTOB_K_MD |
|  | WTOBP | WTOB_P_MD |
|  |  | WTOB_K_P_MD |
|  | BTOW | BTOW_MD |
|  |  | BTOW_K_MD |
|  | BTOWP | BTOW_P_MD |
|  |  | BTOW_K_P_MD |
| Search maximum values in 16-/32-bit data | MAX | MAX_M |
|  | MAXP | MAXP_M |
|  | DMAX | DMAX_M |
|  | DMAXP | DMAXP_M |
| Search minimum values in 16-/32-bit data | MIN | MIN_M |
|  | MINP | MINP_M |
|  | DMIN | DMIN_M |
|  | DMINP | DMINP_M |


| Function | MELSEC Instruction <br> in <br> MELSE Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | SORT | SORT_M |
| Calculate totals of <br> 16-/32-bit BIN data blocks | DSORT | DSORT_M |
|  | WSUM | WSUM_M |
|  | WSUMP | WSUMP_M |
|  | DWSUM | DWSUM_M |
|  | DWSUMP | DWSUMP_M |
| Calculation of averages | MEAN |  |
|  | MEANP |  |
|  | DMEAN |  |
|  | DMEANP |  |

### 7.5.1 SER, SERP, DSER, DSERP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function Module U $\square$ G | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | $\bullet$ | - | $\bullet$ | - | - |
| n | - | - | - | $\bullet$ | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s 1$ $s 2$ d $n$ $n$ |  | SER_M | s1,s2.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Data value to be searched, or first number of device storing <br> this value |  | ANY16 |
| s2 | Data to be searched through, or first number of device storing <br> such data | Word | ANY16/ANY32 |
| d | First number of device storing result of search |  | Array [1..2] of <br> ANY16/ANY32 |
| $n$ | Number of devices to be searched through |  | ANY16 |

## Functions

## Search data

## SER / SERP <br> Search 16-bit data

The SER instruction enables searching specified data in a specified search range. The search operation starts from the first number of device designated by $s 2$. The entry code being searched for is specified by s 1 . The digit designation, i.e. the number of devices is specified by n .
A CPU stores the result of the search in $d$ and $d+1$ as array_d[1..2] of ANY16.
After finishing the search operation the position of the first device storing the data value is stored in array_d[1] in d. Array_d[2] in d+1 stores the number of data values matching the entry code.

${ }^{1}$ Entry code
${ }^{2}$ Start of search
${ }^{3}$ Search range ( n blocks)
${ }^{4}$ Matching data
${ }^{5}$ Search results
${ }^{6}$ Position of match
${ }^{7}$ Number of matches
If the value in n is less than or equal to 0 , the search operation will not be executed.
If no matching data is found, the content of $d$ and $d+1$ (array_d[1] and array_d[2]) is 0 .

NOTE Provided the data to be searched through is stored in ascending order, the searching time can be shortened by setting the special relay SM702.

SM702 ON:
The search range is halved and the size of the entry code determines in what half the code must be stored. This half is devided once again for another decision. This operation is proceeded until the matching value is found.


[^41]
## SM702 OFF:

The data search comparing the entry code to each data value starts from the beginning of the search range.

If the search range is not sorted in ascending order, there will be no accurate result with SM702 set.

## DSER / DSERP

Search 32-bit data
The DSER instruction enables searching specified data in a specified search range. The search operation starts from the first number of device designated by s2 ( $2 \times n$-devices). The entry code being searched for is specified by $s 1$ and (s1)+1. The digit designation, i.e. the number of devices is specified by $n$.

The result of the search is stored in $d$ and $d+1$ as array [1..2] of ANY16.
After finishing the search operation the position of the first device storing the data value is stored in the least significant array_d[1] (d). The most significant array_d[2] (d+1) stores the number of data values matching the entry code.

${ }^{1}$ Entry code
${ }^{2}$ Start of search
${ }^{3}$ Search range ( $2 \times n$ )
${ }^{4}$ Matching data
${ }^{5}$ Search results
${ }^{6}$ Position of match
${ }^{7}$ Number of matches
If the value in n is less than or equal to 0 , the search operation will not be executed. If no matching data is found, the content of $d$ and $d+1$ is 0 .

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The search range designated by n beginning from s 2 exceeds the relevant device range. (Error code 4101)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU) (Error code 4101)
For details on index qualification refer to section 3.6.


## Program

## Example 1

## SERP

With leading edge from X20, the following program compares data in D100 through D105 to the data value in DO. The first matching position is stored in W0. The number of matches is stored in W1.


[^42]
## Program

## Example 2

DSERP
With leading edge from X20, the following program compares data in D100 through D111 to the data value in D11 and D10. The first matching position is stored in W0. The number of matches is stored in W1.

${ }^{1}$ Entry code
${ }^{2}$ Search range
${ }^{3}$ Search results
${ }^{4}$ Position of first match
${ }^{5}$ Number of matches

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.2 SUM, SUMP, DSUM, DSUMP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | $\begin{array}{lr}  & \text { SUMMM } \\ - \text { EN }^{2} & \text { ENO } \\ -s & \mathrm{~d} \\ \hline \end{array}$ | SUM_M | s.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data of which set bits are counted |  |
| d | First number of device storing number of set bits |  |

## Functions Check data bits

## SUM <br> 16-bit

The SUM instruction determines the number of bits set in a 16-bit data word. The device range to be checked is specified by s . The number of set bits is stored in d .

${ }^{1}$ Counting set bits
${ }^{2}$ Binary coded number of bits (In this example 8 bits are set.)

## DSUM 32-bit

The DSUM instruction determines the number of bits set in a 32-bit data word. The device range to be checked is specified by s . The number of set bits is stored in d .


[^43]
## Program

## Example 1

## SUMP

With leading edge from X10, the following program determines the number of set inputs within X8 through X10. The result is stored in D0.

${ }^{1}$ Storing the number of set bits in DO

## Program

Example 2
DSUMP
With leading edge from X10, the following program determines the number of set bits in D100
and D101. The result is stored in D0.

${ }^{1}$ Storing the number of set bits in D0

NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.3 DECO, DECOP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DECO | 5 d n | $\begin{array}{ll}  & \text { DECOMM } \\ - & \text { EN } \\ -s & \text { ENO } \\ -n^{x} & \\ \hline \end{array}$ | DECO_M | s.n.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data to be decoded or device storing such data | BIN 16-bit |
| $d$ | First number of device storing decoded value | Address |
| $n$ | Number of bits containing coded data | BIN 16-bit |

## Functions Decoding from 8 to 256 bits

## DECO Decoding data

The DECO instruction decodes data in a device specified by s. The binary coded data is decoded as decimal number. This decimal number ( $\leq 256$ ) indicates bit $x(b x)$ to be set of a device specified by d.

The number of device addresses in s containing the coded data is specified by n .
$\square$
${ }^{1}$ Binary value of s : 6
${ }^{2}$ Bit b6 in d is set.
The variable n must be set between 1 and 8 .
If $\mathrm{n}=0$, the instruction is not executed and the specified device addresses remain unchanged. A bit device is processed as single bit and a word device as 16 -bit data value.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The variable n is not set between 0 and 8. (Error code 4100)
- The bit $x$ exceeds the relevant device range. (Error code 4101)


## Program <br> Example

DECOP
With leading edge from X 20 , the following program decodes data at X 0 through X 2 . The result is stored in M10 through M17. The binary coded number 6 is contained in X0 through X 2 , so bit b6 (M16) in M10 through M17 is set.

${ }^{1}$ Binary coded value 6
${ }^{2}$ If the binary coded value is specified as 3 bits, 8 bits are occupied.

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.4 ENCO, ENCOP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Decoded data or device storing such data |  |
| d | First number of device storing coded data | BIN 16-bit |
| $n$ | Number of bits containing coded value |  |

## Functions Encoding from 256 to 8 bits

## ENCO Encoding data

The ENCO instruction encodes data of a data record of up to 256 bits to a binary 8-bit data sequence. The initial number of device storing data to be encoded is specified by s. The bit $x$ specified by s indicates the decimal value that will be stored binary encoded in $d$. The number of bits in d containing the encoded data is specified by n .

$$
\begin{aligned}
& \text { (s) } \begin{array}{|l|l|l|l|l|l|l|l|l|l}
8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array} \\
& \text { (d) } \begin{array}{|l|l|l|}
\hline 1 & 1 & 0 \\
\hline
\end{array}
\end{aligned}
$$

${ }^{1}$ Bit b6 In s is set.
${ }^{2}$ Binary value of d : 6
The variable n must be set between 1 and 8 .
If $\mathrm{n}=0$, the instruction is not executed and the specified device addresses remain unchanged.
A bit device is processed as single bit and a word device as 16 -bit data value.
If more than one bit is set processing starts with the highest bit.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The variable n is not set between 0 and 8. (Error code 4100)
- All data $2^{n}$ bits from $s$ are " 0 ". (Error code $=4100$ )
- The range $2^{n}$ bits from s exceeds the range of the relevant device. (Error code 4101)


## Program Example

ENCOP
With leading edge from X 20 , the following program reads data in M10 through M17 and stores it binary encoded in D8.

${ }^{1}$ If the encoded value is stored in 3 bits in d, 8 bits are occupied in s.
${ }^{2}$ Binary encoded number 3 for set bit 3 (M13)

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.5 SEG, SEGP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | 5 $d$ |  | SEG_M | s.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data to be decoded, or first number of device storing such data |  |
| d | First number of device storing 7-segment data |  |

## Functions 7-Segment decoding

## SEG / SEGP Decoding a 4-digit binary value

The SEG instruction converts a 4-digit binary value into 7-segment code in order to display the values 0 to $F$. The data value or the initial number of data to be encoded is specified by $s$. The 7 -segment data is stored in d.

If the encoded 7 -segment data are output to bit devices, the initial device number and the digit designation must always be specified in d. If a word device is specified by d, only the device number is required.

Storage of data in several bit devices or in a word device applies to the following scheme:


[^44]
## 7-segment data

The following table contains an overview of 7 -segment data in relation to the bit pattern of the source data. The first bit (b0) of 7-segment data either represents the status of the first bit device or the status of the least significant bit in a word device respectively.

| s |  | Assignment of Segments | d |  |  |  |  |  |  |  | Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HEX | Bit Pattern |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| 0 | 0000 | b5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 17 |
| 1 | 0001 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 2 | 0010 |  | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | $\square$ |
| 3 | 0011 |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 3 |
| 4 | 0100 |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 4 |
| 5 | 0101 |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 5 |
| 6 | 0110 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | $E$ |
| 7 | 0111 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 7 |
| 8 | 1000 |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8 |
| 9 | 1001 |  | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 9 |
| A | 1010 |  | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 8 |
| B | 1011 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 8 |
| C | 1100 |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | L- |
| D | 1101 |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 17 |
| E | 1110 |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | $E$ |
| F | 1111 |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | $F$ |

## Program <br> Example

SEGP
With leading edge from $X 0$, the following program outputs the condition of inputs $X C$ through XF as 7-segment code to the outputs Y38 through Y3F. The conditions of outputs Y38 through Y3F are maintained until they are overwritten with new data.


### 7.5.6 DIS, DISP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{MELSEC Instruction List} \& Ladder Diagram \& \multicolumn{2}{|l|}{IEC Instruction List} <br>
\hline MELSEC \& \&  \& DIS_M \& s.n.d

an......... <br>
\hline
\end{tabular}

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be disunited |  |
| $d$ | First number of device storing disunited data | BIN 16-bit |
| $n$ | Number of 4-bit groupings to be disunited. <br> No processing for $n=0$. |  |

## Functions Disuniting 16-bit data

## DIS Disuniting 16-bit data values

The DIS instruction disunites a 16-bit data value to groupings of 4 bits and stores their conditions successively in up to 4 destination devices. For this instruction, the data value to be disunited in s , the number of 4-bit groupings in n , and the first number of destination device in d must be specified. Further 4-bit groupings are stored in d+n.

${ }^{1}$ These bits are reset to 0 .
${ }^{2}$ Storage area
The upper 12 bits of the destination devices beginning from device number in d, are reset to 0 . The variable n can be set from 1 to 4 (corresponding 4 to 16 bits).
For $\mathrm{n}=0$ no operation is executed and the specified number of device remains unchanged.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The value in n is not set between 0 and 4 .
(Error code 4100)
- The storage range $d$ specified by $n$ exceeds the relevant device range. (Error code 4101)

Program Example

DISP
With leading edge from XO , the following program disunites the 16 -bit data value in DO and stores the bit pattern in groupings of 4 bits in series in D10 through D13.

${ }^{1}$ These bits are reset to 0 .
${ }^{2}$ Storage area

### 7.5.7 UNI, UNIP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s$ $d$ $n$ |  |  | s.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be united |  |
| $d$ | First number of device storing united data | BIN 16-bit |
| $n$ | Number of 4-bit groupings to be united. <br> No processing for $n=0$. |  |

## Functions Uniting 16-bit data

## UNI Uniting 16-bit data values

The UNI instruction separates each 4 lowest bits of up to four 16-bit data values and unites their conditions in one 16-bit data value. For this instruction, the first number of device storing the data values in $s$ to be united, the number of successive devices $n$, and the destination address in d must be specified.

${ }^{1}$ These bits are ignored.
${ }^{2}$ 4-bit groupings to be stored in d
The lower 4 bits of the source devices beginning from device number in d, are reset to 0 .
The variable n can be set from 1 to 4 .
For $\mathrm{n}=0$ no operation is executed and the specified number of device remains unchanged.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in n is not set within 0 and 4 .
(Error code 4100)
- The storage range s specified by n exceeds the relevant device range.
(Error code 4101)

Program Example

UNIP
With leading edge from X 0 , the following program unites each lowest 4 bits (b0 through b3) of data registers D0 through D2 successively to one 16-bit data value (the highest 4 digits are " 0 ") in D10.


[^45]
### 7.5.8 NDIS, NDISP, NUNI, NUNIP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct $\square$ |  | Special <br> Function Module U $\square$ G | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| d | - | - | $\bullet$ | - | - | - | - | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | NDIS | $\begin{aligned} & s 1 \\ & d \\ & s 2 \end{aligned}$ |  | NDIS_M | s1, s2.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data to be disunited/united |  |
| $d$ | First number of device storing disunited/united data | BIN 16-bit |
| s2 | Number of bits to be disunited/united in bit groupings |  |

## Functions Disuniting or uniting of data in random bit groupings

## NDIS Disuniting data

The NDIS instruction disunites data in devices specified from s1 on to bit groupings with a number of bits specified by s2. The disunited bit groupings are stored separately in the device specified by d onwards.


1 Size of bit grouping
${ }^{2}$ The 0 indicates the end of processing.
The size of bit groupings specified by s2 can be set within 1 and 16 bits.
Values in s2 are processed from the first device address in s2 on and up to the address with the entry 0 .

Do not overlap the device range for data to be dissociated ( $s 1$ to end range of $s 1$ ) with the device range which stores the dissociated data ( $d$ to end range of $d$ ). If overlapped, the correct operation result may not be obtained.

Do not specify the same device number for $s 1, \mathrm{~s} 2$, and d . In this case the operation does not work correctly.

## NUNI Uniting data

The NUNI instruction separates bit groupings of a size specified by s2 from devices specified by s1 and unites these bit groupings in one data value. The bit groupings are stored successively from the device specified by d on.

${ }^{1}$ Size of bit groupings
${ }^{2}$ The 0 indicates the end of processing.
The size of bit groupings specified by s2 can be set within 1 and 16 bits.
Values in s2 are processed from the first device address in s2 on and up to the address with the entry 0 .

Do not overlap the device range for data to be linked ( $s 1$ to end range of $s 1$ ) with the device range which stores the linked data ( $d$ to end range of $d$ ). If overlapped, the correct operation result may not be obtained.

Do not overlap the device numbers to be designated at $s 1, s 2$, and $d$. In this case the operation does not work correctly.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The bit groupings of a size specified by $s 2$ in the devices specified by $s 1$ or $d$ exceed the relevant storage device range.
(Error code 4101)
- The size of bit groupings specified by s2 exceeds the valid range of 1 to 16 bits.
(Error code 4100)


## Program

## Example 1

NDISP
The following program separates the bit groupings b0 to b3 (4), b4 to b6 (3), and b7 to b12 (6) from D0 and stores each single bit grouping beginning from bit grouping b0 to b3 in D10 through D12.
The values in brackets indicate the size of bit groupings in D20 through D22. D23 must store the value 0 (see functions).

${ }^{1}$ These bits are ignored.
${ }^{2}$ These bits are reset to 0 .

## Program

## Example 2

NUNIP
The following program separates the bit groupings b0 to b3 (4), b0 to b2 (3), and b0 to b5 (6) from D10 through D12 and stores the bit groupings successively in D0 beginning from bit grouping b0 to b3.
The values in brackets indicate the size of bit groupings in D20 through D22. D23 must store the value 0 (see functions).


[^46]
### 7.5.9 WTOB, WTOBP, BTOW, BTOWP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct |  | Special Function Module U-\G든 | Index Register | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d | - | - | $\bullet$ | - | - | - | - | - | - |
| n | $\bullet$ | - | - | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | wTOB | 5 d $n$ | $\begin{aligned} & \text { MTODBMD } \\ & =- \text { ENO } \\ & -s \\ & -n \end{aligned}$ | WTO日_MD | s.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be disunited/united in byte units |  |
| $d$ | First number of device storing disunited/inited bytes | BIN 16-bit |
| $n$ | Number of byte units to be disunited/united |  |

## Functions Disuniting and uniting data in byte units

## WTOB Disuniting data

The WTOB instruction disunites a 16-bit data value to byte units and stores their conditions successively in destination devices. For this instruction the data values in s to be disunited, the number of byte units in $n$, and the first number of destination device in d must be specified. Further byte units are stored in d+n. For storage only the lowest bytes of the devices specified by d are used.

${ }^{1}$ Highest bytes
${ }^{2}$ Lowest bytes
${ }^{3}$ Data of the according lowest bytes
${ }^{4}$ Data of the according highest bytes
For example, if $n=5,5$ bytes are disunited from the device specified by $s$ through $s+2$ and stored successively in the lowest bytes of the devices specified by $d$ through $d+4$.

${ }^{1}$ These bytes are ignored.
The number of byte units specified by n automatically determines the range of 16-bit data in s and the storage range of the byte units in d .
If $\mathrm{n}=0$, the instruction is not executed and the specified device addresses remain unchanged.
The highest bytes in the devices specified by d are set to the value " 00 H ".

${ }^{1}$ These bytes are set to " 00 H ".

## BTOW Uniting data

The BTOW instruction separates any lowest bytes of 16-bit data values and stores their conditions in 16-bit data values. For this instruction, the initial number of data value in s to be united, the number of byte units n , and destination device in d must be specified.

${ }^{1}$ These bytes are ignored.
${ }^{2}$ Data of 1st through nth byte
${ }^{3}$ Data of 2nd, 4th, and nth byte
${ }^{4}$ Data of 1 st, 3rd, and ( $n-1$ )th byte
For example, if $\mathrm{n}=5$, the 5 lowest bytes are disunited from the device specified by s through $\mathrm{s}+4$ and stored successively in the devices specified by d through d+2.

${ }^{1}$ This byte is set to " OOH ".
The number of byte units specified by n automatically determines the range of byte data in s and the storage range of the byte data in d.

If $\mathrm{n}=0$, the instruction is not executed and the specified device addresses remain unchanged.
The highest bytes in the devices specified by s are ignored on processing.
The operation is even processed correctly in cases where the storage ranges of $s$ through $s+n$ and d through d+n overlap. The following diagram shows a case where the lowest bytes are separated from D11 through D16 and stored again succcessively in D12 through D14.


## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The number of byte units specified by n , that are stored in the device specified by s , exceeds the relevant storage device range.
(Error code 4101)
- The number of byte units specified by n , that are stored in the device specified by d , exceeds the relevant storage device range.
(Error code 4101)

Program
Example 1

WTOBP
With leading edge from $\mathrm{X0}$, the following program separates 6 bytes in D10 through D12 successively and stores these bytes in the lowest bytes in D20 through D25.


## Program

## Example 2

BTOWP
With leading edge from $\mathrm{X0}$, the following program separates the 6 lowest bytes in registers D20 through D25 and unites these bytes successively in D10 through D12.


[^47]
### 7.5.10 MAX, MAXP, DMAX, DMAXP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J J I |  | Special <br> Function Module UCIG | $\begin{aligned} & \text { Index Register } \\ & \text { Zn } \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |
| n | - | $\bullet$ | - | - | - | $\bullet$ | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s d $n$ |  | MAX_M | s.n.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be searched through for maximum values | BIN 16-/32-bit |
| $d$ | First number of device storing search result |  |
| $n$ | Number of data blocks to be searched through | BIN 16-bit |

## Functions Searching maximum values in 16-/32-bit data

## MAX Searching maximum values in 16-bit data

The MAX instruction searches for maximum values in 16-bit data blocks. The number of data blocks to be searched through is specified by $n$. The greatest value found in $s$ through $s+(n-1)$ is stored in d .

The first position in s through $\mathrm{s}+(\mathrm{n}-1)$ where the maximum value is found is counted beginning from $s=1$ and stored in $d+1$. The number of existing identical maximum values is stored in $d+2$.

${ }^{1}$ Found maximum value
${ }^{2}$ First position the value has been found at
${ }^{3}$ Number of identical maximum values

## DMAX Searching maximum values in 32-bit data

The DMAX instruction searches for maximum values in 32-bit data blocks. The number of data blocks to be searched through is specified by $n$. The greatest value found in $s$ through $s+(n-1)$ is stored in d .

The first position in sthrough $s+(n-1)$ where the maximum value is found is counted beginning from $s=1$ and stored in $d+2$. The number of existing identical maximum values is stored in $d+3$.

${ }^{1}$ Found maximum value
${ }^{2}$ First position the value has been found at
${ }^{3}$ Number of identical maximum values

Operation
In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of data blocks specified by n stored in the devices specified by s exceeds the relevant storage device range.
(Error code 4101)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program

## Example 1

MAXP
With leading edge from X1C, the following program subtracts data in R0 through R3 from data in D100 through D103 and stores the result in D150 through D153. The number of 16-bit data blocks (4) is specified in D0.
In the following step, as well with leading edge from X1C, the registers D150 through D153 are searched through for the maximum value. The value found is stored in D200, its position is stored in D201, and the number of identical maximum values is stored in D202.


## Program

 Example 2DMAXP
With leading edge from X20, the following program searches for the maximum value of 32 -bit data in D100 and D101. The position of the value is stored in D102, the number of identical maximum values is stored in D103.


NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.11 MIN, MINP, DMIN, DMINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\qquad$ |  | Special Function Module U $\square \mathbf{G}$ | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n | $\bullet$ | - | - | - | $\bullet$ | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s d $n$ |  | M ${ }^{\text {N }}$ M | s.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be searched through for minimum values | BIN 16-/32-bit |
| $d$ | First number of device storing search result |  |
| $n$ | Number of data blocks to be searched through | BIN 16-bit |

## Functions Searching minimum values in 16-/32-bit data

## MIN Searching minimum values in 16-bit data

The MIN instruction searches for minimum values in 16-bit data blocks. The number of data blocks to be searched through is specified by $n$. The smallest value found in $s$ through $s+(n-1)$ is stored in d .

The first position in s through $\mathrm{s}+(\mathrm{n}-1)$ where the minimum value is found is counted beginning from $s=1$ and stored in $d+1$. The number of existing identical minimum values is stored in $d+2$.

${ }^{1}$ Found minimum value
${ }^{2}$ First position the value has been found at
${ }^{3}$ Number of identical minimum values

## DMIN Searching minimum values in 32-bit data

The DMIN instruction searches for minimum values in 32-bit data blocks. The number of data blocks to be searched through is specified by $n$. The smallest value found in $s$ through $s+(n-1)$ is stored in d and $\mathrm{d}+1$.

The first position in s through $s+(n-1)$ where the minimum value is found is stored in $d+2$. The number of existing identical minimum values is stored in $\mathrm{d}+3$.

| $\begin{aligned} & s+1, s \\ & s+3, s+2 \\ & s+5, s+4 \\ & s+7, s+6 \end{aligned}$ | 22342001 (BIN) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 37282010 (BIN) |  | 22342001 (BIN) |  |
|  | 22342001 (BIN) |  | 1 | 2 |
|  | 59872019 (BIN) | d+3 | 2 | 3 |

${ }^{1}$ Found minimum value
${ }^{2}$ First position the value has been found at
${ }^{3}$ Number of identical minimum values

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of data blocks specified by $n$ stored in the devices specified by $s$ exceeds the relevant storage device range.
(Error code 4101)
- The device specified by dexceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program

## Example 1

MINP
With leading edge from X1C, the following program adds data in D100 through D103 to data in R0 through R3 and stores the result in D150 through D153. The number of 16-bit data blocks (4) is specified in DO.

In the following step, as well with leading edge from X1C, the registers D150 through D153 is searched through for the minimum value. The value found is stored in D200, its position is stored in D201, and the number of identical minimum values is stored in D202.


DMINP
With leading edge from X 20 , the following program searches for the minimum value of 32-bit data in D0 through D7 and stores the value in D100 and D101. The position of the value is stored in D102, the number of identical minimum values is stored in D103.


NOTE
The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.12 SORT, DSORT

CPU


Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module $\qquad$ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - |
| n | - | $\bullet$ | - | $\bullet$ | - | - | - | - | - |
| s2 | $\bullet$ | - | - | - | $\bullet$ | - | - | - | - |
| d1 | $\bullet$ | - | - | - | - | - | - | - | - |
| d2 | - | $\bullet$ | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC In | tion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | SORT | $\begin{aligned} & s 1 \\ & \mathrm{n} \\ & \mathrm{~s} 2 \\ & \mathrm{~d} 1 \\ & \mathrm{~d} 2 \end{aligned}$ |  | SORT_M | s1, $\mathrm{n}, \mathrm{s} 2, \mathrm{~d} 1 . \mathrm{d} 2$ |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data to be sorted | BIN 16-/32-bit |
| $n$ | Number of data blocks to be sorted | BIN 16-bit |
| s2 | Number of data blocks to be compared each sort operation | BIN 16-bit |
| d1 | Number of bit to be set after finishing sort operation | Bit |
| d2 | For system use only | BIN 16-bit |

## Functions

## Sorting 16-/32-bit data

## SORT Sorting 16-bit data

The SORT instruction sorts 16 -bit data specified by s1 in ascending or descending order. The number of data to be sorted is specified by n .
The sorting order is set via the special relay SM703:

- SM703 OFF: Ascending order
- SM703 ON: Descending order
$\left.\begin{array}{|c|}\hline 1 \\ \hline 35 \\ \hline-10 \\ \hline 500 \\ \hline-124 \\ \hline\end{array}\right\}$
${ }^{1}$ Data to be sorted
${ }^{2}$ Data sorted in ascending order (SM703 = OFF)
${ }^{3}$ Data sorted in descending order (SM703 = ON)
For finishing the SORT instruction several scans are required. The number of required scans can be calculated by the division of the maximum number of scans by the number of 16 -bit data specified in s2, to be compared each scan (decimal fractions are rounded up). Increasing the number of 16 -bit data specified in s 2 reduces the number of required scans for sorting but increases the processing time per scan.
The required number of sorting scans until finishing the sort operation is calculated via the following equation:
Required number of sorting scans $=((n) \times(n-1)) /(2 \times(s 2))$
For example, for $\mathrm{n}=10$ and $\mathrm{s} 2=1$ the result is 45 sort scans until finishing the sort operation.
For $\mathrm{n}=10$ and $\mathrm{s} 2=2$ the result is 22.5 . Rounded up, 23 sort scans are required.
The bit specified in d 1 is reset during the sort operation and will be set again when the sort operation is finished. This bit remains set and must be reset by appropriate programming.
The devices specified in d2 and (d2)+1 are used for internal system processing during the sort operation. So, these devices must not be changed by programming.

If the value in n is changed during the operation, the operation is processed with the currently set number of 16 -bit data.
By resetting the execution condition, the operation will be terminated. Upon setting the execution condition again, the sort operation will be restarted.
To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

## DSORT Sorting 32-bit data

The DSORT instruction sorts 32-data specified by s1 in ascending or descending order. The number of data to be sorted is specified by $n$.
The sorting order is set via the special relay SM703:

- SM703 OFF: Ascending order
- SM703 ON: Descending order

${ }^{1}$ Data to be sorted
${ }^{2}$ Data sorted in ascending order (SM703 = OFF)
${ }^{3}$ Data sorted in descending order $(\mathrm{SM} 703=\mathrm{ON})$
For finishing the DSORT instruction several scans are required. The number of required scans can be calculated by the division of the maximum number of scans by the number of 32 -bit data specified in $s 2$, to be compared each scan (decimal fractions are rounded up). Increasing the number of 32 -bit data specified in s2 reduces the number of required scans for sorting but increases the processing time per scan.
The required number of sorting scans until finishing the sort operation is calculated via the following equation:
Required number of sorting scans $=((n) \times(n-1)) /(2 \times(s 2))$
For example, for $\mathrm{n}=10$ and $\mathrm{s} 2=1$ the result is 45 sort scans until finishing the sort operation.
For $\mathrm{n}=10$ and $\mathrm{s} 2=2$ the result is 22.5. Rounded up, 23 sort scans are required.
The bit specified in d 1 is reset during the sort operation and will be set again when the sort operation is finished. This bit remains set and must be reset by appropriate programming.

The devices specified in d2 and (d2)+1 are used for internal system processing during the sort operation. So, these devices must not be changed by programming.
If the value in n is changed during the operation, the operation is processed with the currently set number of 32-bit data.
By resetting the execution condition, the operation will be terminated. Upon setting the execution condition again, the sort operation will be restarted.

To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

## Operation Errors

## Program

Example

In the following cases an operation occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The range specified by n (SORT, SORTP) or 2 x n (DSORT, DSORTP) in the device specified by s1 exceeds the relevant storage device range.
(Error code 4101)
- $s 2$ is 0 or is a negative value.
(Error code: 4100)
- The device range of the ( $n / 2 \times n$ ) points starting from the device designated by s 1 overlaps with the device range of the 2 points starting from the device designated by d2.
(Error code: 4101)


## SORT

While X3 is set, the following program sorts 16-bit data in D1 through D4. In a first step with leading edge from $X 2$, the values $35,-10,500$, and -124 are written to the registers D1 through D4. Then sorting starts. The sorting order is determined via X0 (set SM703) and X1 (reset SM703). After finishing the sort operation the output Y 10 is set.


### 7.5.13 WSUM, WSUMP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be added | BIN 16-bit |
| $d$ | First number of device storing result | BIN 32-bit |
| $n$ | Number of data blocks to be added | BIN 16-bit |

## Functions Calculating totals of 16-bit BIN data blocks

## WSUM Calculation of totals

The WSUM instruction calculates the total of 16-bit data blocks in the device specified by s. The number of data blocks to be summed up is specified by n . The result is stored in the device specified by d.


Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

Program
WSUMP
Example
With leading edge from X1C, the following program adds BIN 16-bit data blocks in D10 through D14 and stores the result in D100 and D101.


### 7.5.14 DWSUM, DWSUMP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> Jser) | le |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { MIodule } \\ & \text { U } \square \square \square \square \end{aligned}$ |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n | - | $\bullet$ | $\bullet$ | - | - | $\bullet$ | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | DWSUM |  | $\begin{array}{ll}  & \text { DWSUMM } \\ - \text { EN } & \text { ENO } \\ -s & \text { d } \\ -n & \end{array}$ | DWSUM_M s,n,d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of device storing data to be added | BIN 32-bit | ANY32 |
| d | First number of device storing result | BIN 64-bit | Array $[1 . .4]$ of <br> ANY16 |
| $n$ | Number of data blocks to be added | BIN 16-bit | ANY16 |

## Functions

Operation Errors

## Program

Example

## Calculating totals of 32-bit BIN data blocks

 DWSUM Calculation of totalsThe DWSUM instruction calculates the total of 32-bit data blocks in the device specified by s. The number of data blocks to be summed up is specified by $n$. The result is stored in array[1] through array[4] in the device specified by $d$.
$\square$

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range specified by n in the device specified by s exceeds the relevant storage device range.
(Error code 4101)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

DWSUMP
With leading edge from X20, the following program adds 32-bit BIN data blocks in D100 through D107 and stores the result in D10 through D13.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.15 MEAN, MEANP, DMEAN, DMEANP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\triangle$ N |  | Special <br> Function <br> Module <br> UCIG | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \text { K, } \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |
| n | - | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be averaged | BIN 16/32-bit |
| $d$ | First number of device storing result | BIN 16-bit |
| $n$ | Number of data or number of devices where the number of data are stored <br> (Setting range: 1 to 32767) | B |

## Functions

## Calculating averages of $16 / 32$-bit BIN data

 MEAN Calculation of averages (16-bit data)This instruction calculates the mean of 16-bit BIN data in n-point devices starting from the device specified by s . The result is stored in the device specified by d .


If the value calculated is not integer, this instruction will drop the number of decimal places. If the value specified by n is 0 , the instruction will be not processed.

## DMEAN Calculation of averages (32-bit data)

This instruction calculates the mean of 32-bit BIN data in n-point devices starting from the device specified by s . The result is stored in the device specified by d.


If the value calculated is not integer, this instruction will drop the number of decimal places. If the value specified by n is 0 , the instruction will be not processed.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value specified by n is other than 0 to 32767 .
(Error code 4100)
- The range of the n-point devices starting from the device specified by s exceeds the range of the devices specified by d
(Error code 4101)


## Program

## Example 1

MEAN
The following program stores the average value of 16-bit data stored from D0 to D2 into D10, when M0 is turned on.


Program
Example 2

DMEAN
The following program stores the average value of 32-bit data stored from D0 to D5 into D10 and D11, when M0 is turned on.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

### 7.6 Structured program instructions

Structured program instructions call programs and parts of programs or switch over between them. In addition, instructions for index qualification and program repetitions (loops) are supplied.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | FOR | FOR_M |
|  | NEXT | NEXT_M |
|  | BREAK | BREAK_MD |

### 7.6.1 FOR, NEXT

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  |
| :---: | :---: | :---: |
| MELSEC | FOR <br> NET |  |



GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n | Number of repetitions of the FOR/NEXT loops (from 1 to 32767) | BIN 16-bit |

## Functions FOR/NEXT loop instruction

## FOR/NEXT Loop instruction

The FOR/NEXT loop repeats single program sequences without setting an input condition. The program sequence located between the FOR and the NEXT command is repeated for n times.

After executing the FOR/NEXT loop for $n$ times, the next program step following the NEXT command is executed.

The variable n can be specified from 1 to 32767. If n is less than or equal to 0 , it is processed as 1 . Thus, the FOR/NEXT loop will be executed at least once.

If a program sequence between the FOR/NEXT loop is not intended to be executed, it can be skipped by a jump instruction (CJ or SCJ).
In total, up to 16 levels of FOR/NEXT loops can be nested up. The following diagram illustrates the principle of nesting:


## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The END/FEND or GOEND instruction is executed after a FOR instruction and before the NEXT instruction.
(Error code 4200)
- The NEXT instruction is executed before the FOR instruction.
(Error code 4201)
- A STOP instruction is programmed within a FOR/NEXT loop.
(Error code 4200)
- The maximum number of nesting levels is exceeded.
(Error code 4202)

NOTES In order to terminate the execution of a FOR/NEXT loop before it is finished, a BREAK instruction must be programmed.

Apply the EGP/EGF instruction, to connect a switch condition to the FOR/NEXT instruction.
Branching into a FOR to NEXT loop using a JMP or other branch instruction from the outside of the FOR to NEXT loop is not possible.

Program Example

The following program processes the program sequence between FOR and NEXT for four times, if X 8 is OFF. The FOR/NEXT loop is skipped, if X 8 is ON.


### 7.6.2 BREAK, BREAKP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inte (Sy | vices <br> Jser) | File |  | ET/H | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  | P |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| p | - | - | - | - | - | - | - | - | $\bigcirc$ |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List (IEC Instruction) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | GREAK |  | $\begin{aligned} & \text { ENREAK_MD } \\ & -\mathrm{ENO} \\ & -\mathrm{P} \\ & \hline \end{aligned}$ | JMPC | P |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Device storing the remaining number of FOR/NEXT loops | BIN 16-bit |
| $p$ | Destination address (Pointer/Label) to be jumped to after executing the BREAK <br> instruction | Pointer/label |

## Functions Terminating a FOR/NEXT loop

## BREAK Terminating the FOR/NEXT execution

The BREAK instruction terminates a FOR/NEXT loop execution and jumps to the pointer/label specified by p . Only a pointer within the same program file can be assigned to Pn. If a pointer of the other program file is used, an operation error will be returned.


The number of remaining FOR/NEXT loops to be executed is stored in the device specified by d . Note that the remaining number includes the operation when the BREAK instruction is executed.
The BREAK instruction can only be applied during the execution of a FOR/NEXT loop.
The BREAK instruction can only be applied to one nesting level. For several nesting levels the appropriate number of BREAK instructions must be executed.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The BREAK instruction was executed without a FOR/NEXT loop.
(Error code 4203)
- The jump destination for the pointer designated by Pn does not exist.
(Error code: 4210)
- The pointer of another program file is designated for Pn.
(Error code: 4210)


## Program Example

## BREAKP

The following program terminates the execution in the 30th FOR/NEXT loop and jumps to the program part specified with label_0. The number of remaining FOR/NEXT loops (70) is stored in D1.


### 7.6.3 CALL, CALLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

${ }^{1}$ Annunciators (F) cannot be used

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | P |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| pn | Address number (pointer/label) of subroutine program | Pointer/label |
| s1 to s5 | Number of the device to be passed as an argument to a subroutine program | bits, <br> BIN 16-bit, <br> BIN 32-bit |

NOTE The CALL instruction should not be used with the IEC editor because the subroutine structure is generated bx the GX IEC Developer.

## Functions

## Calling a subroutine program

## CALL Subroutine program call

The CALL instruction calls a subroutine program specified by a pointer Pxx in the GX Works2 or by a label in the GX IEC Developer, respectively. The pointer (label) addresses range from P(label)0 to P (label)4095. Refer to the notes on programming pointer (label) addresses for the jump instructions (CJ, SCJ, JMP).

|  |  |
| :---: | :---: |
| CALL Pn |  |
| FEND |  |
|  |  |

When function devices (FX, FY, FD) are used by a subroutine program, specify a device with $s 1$ to $s 5$ corresponding to the function device. The contents to the devices specified by $s 1$ to s5 are as indicated below.


Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.

After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
The processing units for the function devices are as follows:

- FX, FY: Bits
- FD: 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :--- | :--- | :---: |
| FX | Bit device | 1 point |  |
|  | When bit designation is made for word device | 1 bit |  |
| FD | When digit designation of a bit device is used ${ }^{1)}$ | 4 words | The data size varies depen- <br> ding on the instruction to be <br> used. |
|  | Word device | 4 words | as |

[^48]
$s 1$ to $s 5$ can be used with the CALL $(P)$ instruction.
The number of function devices to be used by a subroutine program must be identical to the number of arguments in the CALL $(P)$ instruction.
Also, the types of the function device and CALL $(P)$ argument used should be identical.
Device numbers specified by the CALL $(P)$ instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
The device used in the argument of the CALL $(P)$ instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)
When the device, either timer or counter, is used in the argument of the $\operatorname{CALL}(P)$ instruction, only the current value is transmitted/received.

## Incorrect operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.


Operation performed after subroutine program execution

${ }^{1}$ Stores the execution result of the subroutine program.
${ }^{2}$ Replaced by the value of the function device.
${ }^{3}$ D1 does not reflect the value of the function device.

## Correct operation example

The following example shows the operation performed when DO is specified for FDO in the subroutine program and D4 is used in the subroutine program.


Operation performed after subroutine program execution

Before the execution of subroutine program


At the time of subroutine program execution


After the execution of RET instruction

${ }^{1}$ Stores the execution result of the subroutine program.
${ }^{2}$ Replaced by the value of the function device.
The CALL instruction calls a subroutine program specified by pointer (label) addresses. In total, up to 16 subprogram nesting levels can be addressed.


Devices that were set during the execution of a subroutine program remain set, even if the routine is not executed any longer. In order to reset these devices the FCALL instruction has to be applied.

## Operation Errors

## Program

Example

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The device specified for the argument cannot be secured for the data size. (Error code 4101)
- After execution of a CALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction. (Error code 4211)
- A RET instruction is executed before a CALL instruction. (Error code 4212)
- More than 16 nesting levels are executed.
(Error code 4213)
- There is no subroutine program stored at the specified pointer/label.
(Error code 4210)

CALL
While X20 is set, the following program executes the subroutine program at pointer/label P_0.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> CALL <br> INC FEND | $\begin{aligned} & x 20 \\ & { }_{2}^{20} \\ & \mathrm{p}_{1}- \end{aligned}$ |  | $\left\\|^{\times 20}\right\\|_{\text {LetelPO_- }}^{\text {EN }}{ }^{\text {CALL_M }}$ |  |
| P-0: | LD <br> SET RET END | $\begin{aligned} & x_{11} \\ & y_{11} \end{aligned}$ |  | $\xrightarrow{\square} \mathrm{ENEND}^{\text {FEM }}$ ENO |  |
|  |  |  | P_0 |  |  |

NOTES In MELSEC-mode, the FEND, END, and RET instructions have to be programmed by the user. After the program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming, the IEC editor can be used. In that case the FEND instruction would be set by the compiler of the GX IEC Developer automatically.

### 7.6.4 RET

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> User) |  |  | $\underset{\square}{\mathrm{ET} / \mathrm{H}}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | UCIG |  |  |  |
| - | - | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | RET | - ENETM |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions End of subroutine program

## RET Return to main program

The RET instruction marks the end of a subroutine program. The program jumps back to the program step, that is specified after the CALL, FCALL, ECALL, EFCALL or XCALL instruction.

${ }^{1}$ Main routine program
${ }^{2}$ Subroutine program

NOTE In the MELSEC-mode the FEND, END, and RET instructions have to be programmed by the user. After the program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming, the IEC editor can be used. In that case the FEND instruction would be set by the compiler of the GX IEC Developer automatically.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- After execution of a CALL(P), FCALL(P), ECALL(P), EFCALL(P) or XCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction. (Error code 4211)
- An RET instruction is executed before a CALL(P), FCALL(P), ECALL(P), EFCALL(P) or XCALL instruction.
(Error code 4212)


### 7.6.5 FCALL, FCALLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ G | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathbf{K}, \mathbf{H} \end{gathered}$ | OtherP |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| pn | - | - | - | - | - | - | - | - | - |
| s1 <br> s5 | $\bullet^{1)}$ | $\bullet$ | - | - | - | - | - | $\bullet$ | - |

${ }^{1}$ Annunciators (F) cannot be used

## GX IEC

 Developer| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| $\ldots$ |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| pn | Address number (pointer/label) of subroutine program | Pointer/label |
| s1 to s5 | Number of the device to be passed as an argument to a subroutine program | Bit <br> BIN16-bit <br> BIN 32-bit |

NOTE
These instructions are not available in GX IEC Developer.

## Functions Resetting outputs in subroutine programs

FCALL Resetting outputs (in conjunction with CALL instruction)
The FCALL instruction can execute subroutine programs designated by a pointer within the same program file, and subroutine programs designated by common pointers.

On resetting the execution condition for the FCALL instruction, the contacts and coils in the subroutine program specified in $p$ (pointer/label) are treated as if the execution condition of the according instruction was not set.

${ }^{1}$ Main routine program
${ }^{2}$ Subroutine program
The condition of coils and contacts after execution of the FCALL instruction or the respective condition of coils and contacts with the according execution condition not set is listed below:

| Instruction | Condition of contacts and coils |
| :---: | :---: |
| OUT instruction | All contacts and coils, designated by the OUT instruction are reset. |
| SET instruction | All contacts and coils, designated by these instructions remain their condition. |
| RST instruction |  |
| SFT instruction |  |
| Basic instructions |  |
| Application instructions |  |
| PLS instruction | All contacts and coils, designated by these instructions adopt a condition as if the execution conditions of the instructions were not set. |
| Instructions generating an output pulse |  |
| Setting values of low- and high-speed timers | The setting values are reset to 0 . |
| Setting values of retentive timers | The setting values remain set. |
| Setting values of counters |  |

The FCALL instruction is used in conjunction with a CALL instruction.
The following diagrams show a program, applying the CALL and FCALL instructions. The diagrams on the right show the signal condition of several contacts designated by several several instructions. The diagram on the top right shows the contact conditions without applying an FCALL instruction. The diagram on the bottom right shows the contact conditions applying an FCALL instruction.

If only the CALL instruction is applied, the conditions of contacts and coils designated in a subroutine program are remained after resetting the execution condition of the CALL instruction (see diagram on top right).

If the FCALL instruction is applied, the conditions of contacts and coils designated in a subroutine program are reset after resetting the execution condition of the FCALL instruction (see diagram on bottom right). The same applies to coils and contacts designated by an OUT or PLS instruction, or by a pulse generating instruction.

${ }^{1}$ Forced OFF by FCALL instruction
When function devices (FX, FY, FD) are used by a subroutine program, specify a device with $s 1$ to $s 5$ corresponding to the function device. The contents to the devices specified by s1 to s5 are as indicated below.


Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.

After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.

The processing units for the function devices are as follows:

- FX, FY: Bits
- FD: 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function Devices | Device | Data Size | Remark |
| :---: | :--- | :--- | :--- |
| FX <br> FY | Bit device | 1 point | - |
|  | When bit designation is made for word device | 1 bit |  |
|  | When digit designation of a bit device is used ${ }^{1)}$ | 4 words | The upper 2 words of FD <br> become 0 |
|  | Word device | 4 words | - |

${ }^{1}$ An error will not occur even when the device number specified by s 1 to s 5 is not a multiple of 16 at the digit designation of the bit device.

s1 to s5 can be used with the FCALL $(P)$ instruction.
Up to 16 nesting levels are possible with the $\operatorname{FCALL}(P)$ instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.


## Operation

 ErrorsIn the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified for the argument cannot be secured for the data size. (Error code 4101)
- After execution of an FCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction.
(Error code 4211)
- A RET instruction is executed before an FCALL instruction.
(Error code 4212)
- More than 16 nesting levels are executed.
(Error code 4213)
- There is no subroutine program stored at the specified pointer/label.
(Error code 4210)

Program Example

FCALL
While X20 is set, the following program executes the subroutine program at pointer address (label) P_0. If X20 is reset, the FCALL instruction resets the output Y11 as well (1).


### 7.6.6 ECALL, ECALLP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

${ }^{1}$ File name
${ }^{2}$ Annunciators (F) cannot be used

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| File name | Name of progarm file containing the subroutine program | Character string |
| pn | Address number (pointer/label) of subroutine program | Pointer/label |
| s1 to s5 | Device number that passes to subroutine | Bit <br> BIN16-bit <br> BIN 32-bit |

NOTE
These instructions are not available in GX IEC Developer.

## Functions Calling a subroutine program in a program file

## ECALL Subroutine program call

The ECALL instruction calls a subroutine program specified by pointer address (label) in a program file specified by a file name. The pointer address (label) ranges from P (label)0 to P (label)4095. Refer to the notes on programming pointer (label) addresses for the jump instructions (CJ, SCJ, JMP).

${ }^{1}$ Main routine program (file name: "MAIN")
${ }^{2}$ Subroutine program (file name: "ABC")
Only files stored in internal memory (drive 0 ) can be specified by the file name.
When calling program files no file extension is required. (Only ".QPG" files will be acted on.)
When function devices (FX, FY, FD) are used by a sub-routine program, specify a device with s 1 through s5 corresponding to the function device. The contents to the devices specified by s 1 to s 5 are as indicated below.


Prior to execution of the sub-routine program, bit data is transmitted to FX, and word data is transmitted to FD.

After the execution of the sub-routine program, the contents of FY and FD are transmitted to the corresponding device.

The processing units for the function devices are as follows:

- FX, FY: Bits
- FD: 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function Devices | Device | Data Size | Remark |
| :---: | :--- | :--- | :--- |
| FX | Bit device | 1 point |  |
|  | When bit designation is made for word device | 1 bit |  |
| FD | When digit designation of a bit device is used ${ }^{1)}$ | 4 words | The data size varies <br> depending on the <br> instruction to be used. |
|  | Word device | 4 words |  |

${ }^{1}$ An error will not occur even when the device number specified by s 1 to 55 is not a multiple of 16 at the digit designation of the bit device.

s1 to s5 can be used with the ECALL instruction.
The device used in the argument of the ECALL instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)

## Incorrect operation example

The following example shows the operation performed when DO is specified for FDO in the sub－ routine program and D1 is used in the subroutine program．
［MAIN】


【ABC】


Operation performed after subroutine program execution

${ }^{1}$ Stores the execution result of the subroutine program．
${ }^{2}$ Replaced by the value of the function device．
${ }^{3}$ D1 does not reflect the value of the function device．

## Correct operation example

The following example shows the operation performed when D0 is specified for FDO in the subroutine program and D4 is used in the subroutine program.
[MAIN]

[ABC]


Operation performed after subroutine program execution

${ }^{1}$ Stores the execution result of the subroutine program.
${ }^{2}$ Replaced by the value of the function device.

The devices specified in $s 1$ through s5 must not overlap. If they do overlap, it will not be possible to obtain accurate calculations.

Up to 16 levels of nesting can be used with the $\operatorname{ECALL}(P)$ instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.


Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices turned ON during the execution of a subroutine program can be turned OFF by the EFCALL(P) instruction.

## Operation Errors

Program

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified for the argument cannot be secured for the data size.
(Error code 4101)
- After execution of an ECALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction.
(Error code 4211)
- An RET instruction is executed before an ECALL instruction. (Error code 4212)
- More than 16 nesting levels are executed.
(Error code 4213)
- There is no subroutine program stored at the specified pointer/label.
(Error code 4210)
- The specified program file does not exist.
(Error code 4210)
- The specified program file cannot be executed.
(Error code 2411)


## ECALL

While X20 is set, the following program executes the subroutine program at pointer/label P_0 in the program file "ABC".
MELSEC Instruction List

### 7.6.7 EFCALL, EFCALLP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ G | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | Constant | $\begin{gathered} \text { Other } \\ \hline \mathbf{P} \end{gathered}$ |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| $\mathrm{n}^{1)}$ | - | - | - | - | - | - | - | - | - |
| pn | - | - | - | - | - | - | - | - | $\bullet$ |
| s1 <br> s5 | $\bullet^{2)}$ | - | - | - | - | - | - | - | - |

${ }^{1}$ File name
${ }^{2}$ Annunciators (F) cannot be used

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
|  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| file name | Name of program file containing the subroutine program | Character string |
| pn | Address number (pointer/label) of subroutine program | Pointer/label |
| s1 to s5 | Device number that passes to subroutine | Bit <br> BIN16-bit <br> BIN 32-bit |

NOTE These instructions are not available in GX IEC Developer.

## Functions Resetting outputs in subroutine programs in program files

 EFCALL Resetting outputs (in conjunction with ECALL)On resetting the execution condition for the EFCALL instruction, the contacts and coils in the subroutine program specified in $p$ (pointer/label) are treated as if the execution condition of the according instruction was not set.

The EFCALL instruction executes subroutine programs, that are located within a different program file from that one calling them.
The condition of coils and contacts after execution of the EFCALL instruction or the respective condition of coils and contacts with the according execution condition not set is listed below:

| Instruction | Condition of contacts and coils |
| :---: | :---: |
| OUT instruction | All contacts and coils, designated by the OUT instruction are reset. |
| SET instruction | All contacts and coils, designated by these instructions remain their condition. |
| RST instruction |  |
| SFT instruction |  |
| Basic instructions |  |
| Application instructions |  |
| PLS instruction | All contacts and coils, designated by these instructions adopt a condition as if the execution conditions of the instructions were not set. |
| Instructions generating an output pulse |  |
| Setting values of low- and high-speed timers | The setting values are reset to 0 . |
| Setting values of retentive timers | The setting values remain set. |
| Setting values of counters |  |

The EFCALL instruction is used in conjunction with an ECALL instruction.
If the EFCALL $(P)$ instruction is used in conjunction with the ECALL $(P)$ instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including $P$ instructions).
In case the EFCALL(P) instruction is not used in conjunction with the ECALL(P) instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.


Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.

It is not necessary to designate the extension (".QPG") with the file name. (Only ".QPG" files will be acted on.)

When function devices (FX, FY, FD) are used by a sub-routine program, specify a device with s 1 through s 5 corresponding to the function device (see following figure).


Prior to execution of the sub-routine program, bit data is transmitted to FX, and word data is transmitted to FD.

After the execution of the sub-routine, the contents of FY and FD are transmitted to the corresponding device.

The processing units for the function devices are as follows:

- FX, FY: Bits
- FD: 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function Devices | Device | Data Size | Remark |
| :---: | :--- | :--- | :--- |
| FX | Bit device | 1 point |  |
|  | WY | When bit designation is made for word device | 1 bit |

${ }^{1}$ An error will not occur even when the device number specified by s 1 to s 5 is not a multiple of 16 at the digit designation of the bit device.

$s 1$ to $s 5$ can be used with the EFCALL $(P)$ instruction.
The number of function devices used by sub-routine programs must be identical to the number of devices handed over by the EFCALL(P) instruction in s1 through s5. The function devices must be identical to the types of devices handed over by the EFCALL(P) instruction.

The EFCALL(P) instruction calls a subroutine program specified via the pointer address (label). In total up to 16 nesting levels can be programmed. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P) and XCALL instructions.


## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The device specified for the argument cannot be secured for the data size.
(Error code 4101)
- After execution of an EFCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction.
(Error code 4211)
- An RET instruction is executed before an EFCALL instruction. (Error code 4212)
- More than 16 nesting levels are executed.
(Error code 4213)
- There is no subroutine program stored at the specified pointer/label.
(Error code 4210)
- The specified program file does not exist.
(Error code 4210)
- The specified program file cannot be executed.
(Error code 2411)


## Program <br> Example

## EFCALL

While X20 is set, the following program executes the subroutine program at pointer address (label) $\mathrm{P}_{\mathrm{C}} 0$ in the program file "ABC". If X20 is reset, the EFCALL instruction resets the output Y11 as well (1).
MELSEC Instruction List

### 7.6.8 XCALL

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.
Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special FunctionModule UCIG | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathbf{K}, \mathbf{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  | P |
| pn | - | - | - | - | - | - | - | - | - |
| s1 <br>  <br> 5 | - ${ }^{1)}$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |

${ }^{1}$ Annunciators (F) cannot be used.

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| pn | Address number (pointer/label) of subroutine program | Pointer/label |
| s1 to s5 | Device number that passes to subroutine | Bit <br> BIN16-bit <br> BIN 32-bit |

## Functions Subroutine program call

## XCALL Subroutine program call

XCALL instruction executes the subroutine program and performs non-execution processing of the subroutine program

- Execution of subroutine program:

Executes each coil instruction according to ON/OFF status of the condition contacts.

- Non-execution of subroutine program:

Performs the same processing for each coil instruction as when the condition contacts are OFF status. The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

| Instruction | Condition of contacts and coils |
| :--- | :--- |
| OUT instruction | All contacts and coils, designated by the OUT instruction <br> are reset. |
| SET instruction |  |
| RST instruction |  |
| SFT instruction | All contacts and coils, designated by these instructions <br> adopt a condition as if the execution conditions of the <br> instructions were not set. |
| Basic instructions | The setting values are reset to 0. |
| Application instructions | The setting values remain set. |
| PLS instruction | Instructions generating an output pulse |
| Setting values of low- and high-speed timers | Setting values of retentive timers |

Operation of XCALL instruction varies according to the CPU module type. The following program example shows the operation of XCALL instruction for each CPU module.

${ }^{1}$ Time during X0 is ON (2) does not include the time when turning XO ON (1).

| CPU module | Operation of XCALL instruction |
| :---: | :---: |
| - Process CPU (serial No. of first 5 digits : 07031 or lower) <br> - High performance model QCPU (serial No. of first 5 digits: 06081 or lower) | 1 When X0 is turned ON: Without process (Do not execute subroutine program of "P1".) <br> 2 During X0 is ON: Execute subroutine program of "P1". <br> 3 When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |
| - High performance model QCPU (serial No. of first 5 digits: 06082 or higher) <br> - Process CPU (serial No. of first 5 digits : 07032 or higher) | 1 Using SM734 (XCALL instruction executing condition designation) to select operation when XO is turned ON. <br> - When SM734 is OFF: Without process (Do not execute subroutine program of "P1".) <br> -When SM734 is ON: Execute subroutine program of "P1". <br> 2 During X0 is ON: Execute subroutine program of "P1". <br> 3 When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |
| - Redundant CPU <br> - Basic model QCPU <br> - Universal model QCPU <br> - LCPU | 1 When X 0 is turned ON: Execute subroutine program of "P1". <br> 2 During XO is ON: Execute subroutine program of "P1". <br> 3 When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |

When function devices (FX, FY, FD) are used by a subroutine program, specify a device with $s 1$ through s5 corresponding to the function device. The contents to the devices specified by s 1 to s 5 to are as indicated below.


Prior to execution of the sub-routine program, bit data is transmitted to FX, and word data is transmitted to FD.

After the execution of the subroutine, the contents of FY and FD are transmitted to the corresponding device.

The processing units for the function devices are as follows:

- FX, FY: Bits
- FD: 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function Devices | Device | Data Size | Remark |
| :---: | :--- | :--- | :--- |
| FX | Bit device | 1 point |  |
|  | When bit designation is made for word device | 1 bit |  |
|  | When digit designation of a bit device is used ${ }^{1)}$ | 4 words | The data size varies <br> depending on the <br> instruction to be used. |
|  | Word device | 4 words |  |

${ }^{1}$ An error will not occur even when the device number specified by s 1 to 55 is not a multiple of 16 at the digit designation of the bit device.

s1 to s5 can be used with the XCALL instruction.
The number of function devices used by sub-routine programs must be identical to the number of devices handed over by the XCALL instruction in s1 through s5. The function devices must be identical to the types of devices handed over by the XCALL instruction.

Device numbers specified in the argument of the XCALL instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
In total up to 16 nesting levels can be programmed. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P) and XCALL instructions.


The device used for the argument of the XCALL instruction must not be used in a subroutine program. If used, it will not be possible to perform correct calculations. (Refer to the following program example.)
The processing to be executed when D1 is used in a subroutine program with D0 designated for FDO in a subroutine program is shown below.

${ }^{1}$ Stores the execution result of the subroutine program.
${ }^{2}$ Replaced by the value of the function device.

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified for the argument cannot be secured for the data size. (Error code 4101)
- After execution of an XCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction.
(Error code 4211)
- An RET instruction is executed before an XCALL instruction.
(Error code 4212)
- More than 16 nesting levels are executed.
(Error code 4213)
- There is no subroutine program stored at the specified pointer/label.
(Error code 4210)

Program Example

XCALL
The following program executes a subroutine program with argument when X20 is turned ON.
MELSEC Instruction List

### 7.6.9 COM (Refresh)

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bigcirc^{1)}$ | $\bigcirc^{2)}$ | $\bigcirc^{3)}$ | $4)$ | $4)$ | $4)$ |

${ }^{1}$ Basic model QCPU of serial No. 04121 or lower
${ }^{2}$ High Performance model QCPU of serial No. 04011 or lower
${ }^{3}$ Process CPU of serial No. 07031 or lower
${ }^{4}$ Refer to next section 7.6.10 for the COM instruction of these modules

Devices


GXIEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  | COM COMM ENO |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Refresh instruction

## COM Refresh instruction for link and interface data

A COM instruction is used to speed up data communication with a remote I/O station. If the scan time of a master station is longer than that of a local station, a COM instruction enables correct processing of received input and output data.

The executed function of the COM instruction depends on the operation condition of the special relay SM775:

- If SM775 is not set (0):

Performs auto refresh and communication with a peripheral device. ${ }^{1,2)}$

- If SM775 is set (1): Performs communication with peripheral device only. ${ }^{1)}$
${ }^{1}$ The following processing is performed in communication with peripheral device:
- Monitor processing of other stations
- Read processing by the serial communications module of the buffer memory of another intelligent function module
${ }^{2}$ The auto refresh includes the following processing:
- Refresh of MELSECNET/H
- CC-Link refresh
- Auto refresh of intelligent function modules.

On execution of a COM instruction the CPU temporarily interrupts the sequence program, performs general data processing (END processing), as well as auto refresh of intelligent function modules (including link refreshes). However, the low speed cyclic refresh of MELSECNET/H is not performed.

${ }^{1} \mathrm{COM}$ instruction
${ }^{2}$ General data processing/ auto refresh (including link refresh) of intelligent function module
A COM instruction may be used any number of times in the sequence program. In this respect, note that the sequence program scan time is increased by the time taken for communication with peripheral device and the auto refresh (including the link refresh) of the intelligent function modules.

## NOTE

The COM instruction cannot be used in the following programs:

- Low-speed execution type programs
- Interrupt programs
- Fixed scan execution type programs


## Data communication using the COM instruction

The upper diagram shows data communication events without a COM instruction. The lower diagram shows data communication events using a COM instruction.

${ }^{1}$ Master station program
${ }^{2}$ Data communication
${ }^{3}$ Local station program
${ }^{4}$ Remote I/O station, I/O refresh
Data communication between links is speeded up in the sequence program of the master station via the COM instruction, because the number of communication events with the remote I/O station increases.
Data may not be received properly as shown above, if the scan time of the local station sequence program is longer than that of the master station. In this case, secure data communication is achieved with the COM instruction applied in the sequence program of the local station.

If a COM instruction is programmed in the sequence program of a local station, a link refresh is performed every time the local station receives the master station command between the following instructions:

- Step 0 and COM instruction
- COM instruction and COM instruction
- COM instruction and END instruction

If the link scan time of the link is longer than the sequence program scan time of the master station, data communication cannot be speeded up even if a COM instruction was programmed in the master station.


[^49]
### 7.6.10 COM (Selective Refresh)

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet^{1)}$ | $\bullet^{2)}$ | $\bullet^{3)}$ | $\bullet$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Basic model QCPU: The first five digits of the serial No. are "04122" or higher.
${ }^{2}$ High Performance model QCPU: The first five digits of the serial No. are "04012" or higher.
${ }^{3}$ Process CPU: The first five digits of the serial No. are "07032" or higher.

## Devices



GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

GX Works2


COM__GE1

| Variables | Set Data | Meaning |
| :--- | :--- | :--- |

## Functions

## Select refresh instruction

## COM Select refresh instruction

When the COM instruction is executed, the following refresh operations can be performed.

| Refresh items | QCPU | LCPU |
| :--- | :---: | :---: |
| I/O refresh |  | - |
| CC-Link refresh |  | - |
| CC-Link IE controller network refresh | - | - |
| CC-Link IE field network refresh | - | - |
| MELSECNET/H refresh | - | - |
| Auto refresh of intelligent function modules | - | - |
| Auto refresh using QCPU standard area of multiple CPU system | - | - |
| Reading input/output data of all modules other than the multiple CPU system group | - | - |
| Auto refresh using the multiple CPU high speed transmission area of multiple CPU <br> system | - | - |
| Communication with display unit | $\bigcirc$ | - |
| Service process (communication with peripheral device) |  | - |

## NOTE

The following processing is performed in communication with peripheral device.

- Monitor processing of other station
- Read of another intelligent function module buffer memory by the serial communication module


## Select refresh items using SD778 and SM775

With SM775 ON, whether to execute a refresh or not can be designated by each bit of SD778 as shown below:

- For QCPU

| Bit of SD778 | Executed | Not executed |
| :--- | :---: | :---: |
| b0 to b6 | 1 | 0 |
| b15 | 0 | 1 |

Example (see figure below):
To make only the send/receive processing with the remote I/O station faster, designate MELSECNET/H refresh only. Set only bits b2 and b15 of SD778 to 1 (SD778: 8004H).


NOTE Refresh between the multiple CPUs by the COM instruction is performed under the following condition.

- Receiving operation from other CPUs : When b4 of SD778 (auto refresh in the CPU shared memory) is 1.
- Sending operation from host CPU : When b15 of SD778 (communication with peripheral device is executed/not executed) is 0 .
- For LCPU

| Bit of SD778 | Executed | Not executed |
| :--- | :---: | :---: |
| b0 to b3, b14 | 1 | 0 |
| b15 | 0 | 1 |

Example (see figure below):
To speed up processing of the display unit only, specify communication with the display unit only. Write "1" to bits b14 and b15 of SD778 (SD778: C000H).


- Turning OFF SM775 refreshes all refresh items except I/O refresh.
- With SM775 turned to ON, select refresh items by SD778.

The following table shows the refresh items that can be designated by turning SM775 ON/OFF and with SD778.

| Refresh items | QCPU |  | LCPU |  |
| :---: | :---: | :---: | :---: | :---: |
|  | When SM775 is OFF | When SM775 is ON | When SM775 is OFF | When SM775 is ON |
| I/O refresh | Not executed | Execution/ non-execution selectable | Not executed | Execution/ non-execution selectable |
| CC-Link refresh | Executed |  | Executed |  |
| CC-Link IE controller network refresh |  |  | - | - |
| CC-Link IE field network refresh |  |  | - | - |
| MELSECNET/H refresh |  |  | - | - |
| Auto refresh of intelligent function modules |  |  | Executed | Execution/ non-execution selectable |
| Auto refresh using QCPU standard area of multiple CPU system |  |  | - | - |
| Reading input/output data of all modules other than the multiple CPU system group |  |  | - | - |
| Auto refresh using the multiple CPU high speed transmission area of multiple CPU system |  |  | - | - |
| Communication with display unit | - | - |  |  |
| Service process (communication with peripheral device) | Executed | Execution/ non-execution selectable | Executed | non-execution selectable |

Upon the execution of the COM instruction, the CPU module suspends the processing of the sequence program, and refreshes the designated refresh item.


A COM instruction may be used any number of times in the sequence program. However, note that the sequence program scan time will be lengthened by the time taken for refresh time of the communication with peripheral devices and refresh item that are selected in SD778.
Only with the Universal model QCPU and LCPU, interruption is enabled during the execution of the COM instruction. However, note that the data can be separated if the refresh data is used by an interrupt program etc.
With the Built-in Ethernet port QCPU and LCPU, processing time may be increased if the service process was executed by the COM instruction while the built-in Ethernet ports are in Ethernet connection.

## NOTES The COM instruction cannot be used in the following programs:

- Low-speed execution type programs
- Interrupt programs
- Fixed scan execution type programs

For the redundant CPU, there are restrictions on use of the COM instruction. Refer to the following manual for details: QnPRHCPU User's Manual (Redundant System).

### 7.6.11 CCOM, CCOMP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher.
QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | File |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ Ma |  |  |  |
| - | - | - | - | - | - |  | - | - |  |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Select refresh instruction

## CCOM Refresh instruction for link and interface data

Refer to section 7.6.10 for function details.
Operation When the $\operatorname{CCOM}(P)$ instruction is executed in the $\mathrm{QnUD}(\mathrm{H}) \mathrm{CPU}$ whose serial number (first five Errors digits) is "10101" or lower, an error occurs. (Error code 4100)

Program
Example
CCOMP
Turning on M0 enables the program to execute the select refresh, while turning off M0 disables the program to execute the select refresh.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

### 7.6.12 IX, IXEND

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices Jser) | ile |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ \Gロ |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |

GX IEC Developer



## Functions Index qualification of entire program parts

## IX, IXEND Index qualification instruction

The instructions IX and IXEND are supported only in MELSEC mode in the GX IEC Developer. The IX and IXEND instructions perform index qualification on those devices in the program part located between the IX and IXEND instructions.

On index qualification, decimal values from an index table (s) are added to the device numbers. This new address in hexadecimal format becomes the valid address for further processing. Each device specified in s is assigned a specific type of device, on which the addition is applied. The following diagrams illustrate index qualification:


The value in D100 (8) is added to the timer address TS495. The new address is TS49D.
The value in D101 (5) is added to the counter address CS270. The new address is CS275.
The value in D102 (2) is added to the addresses of the inputs X1 and X19. The new addresses are X 3 and X 1 B .

The value in D103 (10) is added to the addresses of the outputs Y24 and Y40. The new addresses are Y2E and Y4A.

The value in D104 (16) is added to the addresses of the internal relays M6 and M62. The new addresses are M16 and M72.

The value in D106 (16) is added to the address of the link relay B20. The new address is B30.
The value in D108 (1) is added to the register address D0. The new address is D1.

PLS, PLF, and pulsed instructions that are executed once only on set input condition, cannot be addressed by index qualification via the IX/IXEND instruction

In cases where the new address, resulted from the addition exceeds the relevant address range, the instruction cannot be processed accurately.
If the IX and IXEND instructions are executed during a change between program sequences in the online mode (modifying in RUN mode) the instruction cannot be processed neither.

The values added to the addresses of word devices of which each bit can be accessed are stored as binary data. The initial addresses of the devices these values are specified for are stored in s.

In a program, between the IX and the IXEND instruction no index qualification can be performed.

When a program is expanded, the indexed addresses of devices in a program part located between the IX and the IXEND instruction are transformed to addresses using index registers $(\mathrm{Zn})$. The assignment of indexed addresses to the corresponding index registers is shown below:

| S | Device | Index Register | S | Device | Index Register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| s | Qualification value of timer (T) | Z0 | s+8 | Qualification value of data register (D) | Z8 |
| S+1 | Qualification value of counter (C) | Z1 | s+9 | Qualification value of link register (W) | Z9 |
| s+2 | Qualification value of input (X) | Z2 | s+10 | Qualification value of file register (R) | Z10 |
| s+3 | Qualification value of output (Y) | Z3 | $\mathrm{s}+11$ | Qualification value of buffer register I/O (U) | Z11 |
| S+4 | Qualification value of internal relay (M) | Z4 | S+12 | Qualification value of buffer register (G) | Z12 |
| s+5 | Qualification value of latch relay (L) | Z5 | $\mathrm{s}+13$ | Qualification value of network numbers of link devices with direct access (J) | Z13 |
| s+6 | Qualification value of link relay (B) | Z6 | S+14 | Qualification value of file register (ZR) | Z14 |
| s+7 | Qualification value of edge relay (V) | Z7 | S+15 | Qualification value of pointer (label) | Z15 |

The index registers Z10 to Z15 are not available for the Q00JCPU, Q00CPU, and Q01CPU.

Depending on the programming software used the user has to add the index registers in the sequence program between the IX and the IXEND instructions manually.

Example
GX Works2


The index registers used between the IX and the IXEND instructions (Z0 to Z15) do not affect the index registers used by other instructions elsewhere in the program.

## NOTES

When using the IX and IXEND instructions in both a normal sequence program and an interrupt sequence program, establish an interlock to avoid simultaneous execution. The interlock assumes the area between the IX and IXEND instructions in the normal sequence program as DI, disabling the interruption.
The IXDEV and IXSET instructions can be used to specify modification values. Refer to section 7.6.13 for details.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The IX and IXEND instructions are not programmed in conjunction.
(Error code 4231)
- After execution of the IX instruction an END, FEND, GOEND or STOP instruction is executed before the IXEND instruction is executed.
(Error code 4231)


## Program <br> Example

IX, IXEND
The following program processes the program loop between IX and IXEND for 10 times. With each loop the device numbers programmed within the loop are increased by 1 . The table below shows the registers containing the values of the corresponding devices to be added. In addition the changes in the device numbers for the 1st, 2nd, and 10th loop are shown.

| MELSEC Instruction List |  |  |
| :---: | :---: | :---: |
| MELSEC | Lo <br> FMOV <br> FOR <br> ix <br> LD <br> or <br> ANI <br> OUT <br> SET <br> LD <br> AND <br> mov <br> IXEND <br> LD <br> 日K+ <br> NERT | SM400 <br> K0 <br> D100 <br> K7 <br> K10 <br> D100 <br> B0 <br> Y30 <br> $\times 30$ <br> Y30 <br> MO <br> D0 <br> D10 TS3 <br> TS3 CS4 <br> K1 <br> D40 <br> SM4400 <br> D100 <br> K1 <br> D100 <br> K7 |


|  | Device |  | ice N | ge / |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1. | 2. | 3. | 10. |
| D100 | Qualification value of timer (T) | T3 | T4 | T5 | TC |
| D101 | Qualification value of counter (C) | C4 | C5 | C6 | CD |
| D102 | Qualification value of input (X) | X10 | X11 | X12 | X19 |
| D103 | Qualification value of output (Y) | Y30 | Y31 | Y32 | Y39 |
| D104 | Qualification value of internal relay (M) | M0 | M1 | M2 | M9 |
| D106 | Qualification value of link relay (B) | B0 | B1 | B2 | B9 |
| D108 | Qualification values of data registers (D) | D0 | D1 | D2 | D9 |
|  |  | D10 | D11 | D12 | D19 |
|  |  | D40 | D41 | D42 | D49 |

### 7.6.13 IXDEV, IXSET

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special FunctionModule U $\square \mathbf{G} \square$ | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  | P |
| p | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | IXSET |  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $p$ | First number of device (pointer/label only) storing data for index qualification | Pointer/label |
| $d$ | First number of device storing indexed addresses of devices | BIN 16-bit |

## Functions Storing indexed device numbers in an index qualification table IXDEV/IXSET Instruction for writing to an index table

The instructions IXDEV and IXSET are supported in the GX Works2 or in MELSEC mode in the GX IEC Developer only.

The IXDEV and IXSET instructions read the addresses of the devices in the offset designation area and write these offset numbers to an index table in the device designated by d .

Refer to the instructions IX and IXEND (section 7.6.12) for the assignment of device types to their corresponding registers.

If a device type is not assigned in the offset designation the value 0 is stored in the index table.
The single bits of word devices are processed as dummy contact, i.e. only the address of a single bit can be read and written to the intex table. In order to address the dummy the corresponding bit is specified. Bit 0 (b0) in data register D0 is addressed D0.0. For bit designation in a 16-bit data word the hexadecimal values 0 through $F$ are used.

Reading in the offset values applies as follows:

- Reading in the devices: $\mathrm{T} \square, \mathrm{C} \square, \mathrm{X} \square, \mathrm{Y} \square, \mathrm{M} \square, \mathrm{L} \square, \mathrm{V} \square, \mathrm{B} \square$

The offset value indicated $\square$ is read in and written to the corresponding registers.

- Reading the devices: $\mathrm{D} \square . \mathrm{XX}, \mathrm{W} \square . \mathrm{XX}, \mathrm{R} \square . \mathrm{XX}^{1)}$, U $\square \backslash G \square . \mathrm{XX}^{1)}$, $\mathrm{ZR} \square . \mathrm{XX}^{1)}$

The offset value indicated $\square$ is read in and written to the corresponding registers. The value indicated XX serves as variable for the bit designation.
${ }^{1}$ Not possible for Q00JCPU, Q00CPU, and Q01CPU

- Reading in the devices: $\mathrm{J} \square / \mathrm{B} \square^{1)}$, J $\square / \mathrm{W} \square^{1)}$, $\mathrm{J} \square / \mathrm{X} \square^{1)}$, J $\square / \mathrm{Y} \square^{1)}$

The offset value indicated $\square$ is read in and written to the corresponding registers.
If no offset value is to be written for the device following $J \square /$, this value is to be set to 0 .
${ }^{1}$ Not possible for Q00JCPU, Q00CPU, and Q01CPU

- On programming the IXSET instruction the offset value of the device P $\square$ is designated directly via address (pointer/label).

If in the offset designation area two identical device types are specified, the offset value of the latter device is valid.

The IXDEV and IXSET instructions have to be programmed in conjunction.
The offset value of the device $\mathrm{ZR} \square$. XX may range from 0 to 32767 . The offset value is the remainder of the quotient of the device number divided by 32767 , and is written to the corresponding register.

For the dummy contacts in the offset designation area only LD and AND instructions are valid. All other instructions are ignored.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The IXDEV and IXSET instructions are not programmed in conjunction.
(Error code 4231)

IXDEV, IXSET
Program
The following program changes the modification values for input $(\mathrm{X})$, output ( Y ), data register
$(D)$ and pointer ( $P$ ).
When using a basic model QCPU, the devices R, U/G, J, ZR and $P$ cannot be used.

${ }^{1}$ Refer to the instructions IX and IXEND (section 7.6.12) for the assignment of device types to their corresponding registers.

### 7.7 Data table operation instructions

The operation instructions for data tables write and read data to and from a data table. Current data are written to the table and read out in a different order for further processing. In addition, these instructions enable deleting and inserting specific data blocks.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | FIFW | FIFW_M |
|  | FIFWP | FIFWP_M |
| Read data entered first <br> from data table | FIFR | FIFR_M |
| Read data entered last <br> from data table | FIFRP | FIFRP_M |
|  | FPOP | FPOP_M |
| Delete specified data blocks <br> from data table | FPOPP | FPOPP_M |
|  | FDEL | FDEL_M |
|  | FDELP | FDELP_M |
|  | FINS | FINS_M |

### 7.7.1 FIFW, FIFWP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function <br> Module <br> U-TGロ | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathbf{K}, \mathbf{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - | - | - |
| d | - | - | $\bullet$ | - | - | - | - | - | - |

GXIEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | FIFW$s$ <br>  <br>  |  | FIFW_M | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data to be written to the data table or devices storing such data | BIN 16-bit |
| $d$ | First number of data table |  |

## Functions Writing data to a data table

## FIFW Instruction for data entry

The FIFW instruction writes data in a sequence specified by s to a data table. This table is specified by the address range in d and conducts data in the sequence of their entry. In the first address of the data range in d the total number of data records contained in the table is stored. Therefore, the value at this address is the position pointer for data to be recorded in the table. On each execution of the FIFW instruction this value is increased by 1. Thus, following data are recorded from the address $\mathrm{d}+1$.

${ }^{1}$ Data table
${ }^{2}$ Position pointer
${ }^{3}$ Data table range
Prior to the first FIFW instruction the contents of the device specified in d have to be cleared.
The number of data records to be recorded and the address range of the data table have to be controlled on programming by the user.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The data table range of the FIFO table exceeds the relevant storage device range when executing the FIFW instruction.
(Error code 4101)


## Program

## Example 1

FIFWP
The following program specifies the storage range of the data table via the data registers R0 through R5. The initital address of the storage range (R0) contains the position pointer, indicating the number of stored data records. With leading edge from X10, data in D0 are stored at the next available storage position of the data table (R5).


[^50]
## Program

## Example 2

FIFWP
The following program specifies the storage range of the data table via the data registers D38 through D44. The initital address of the storage range (D38) contains the position pointer, indicating the number of stored data records. With leading edge from X1B, data at the inputs X20 through X2F are stored at the next available storage position of the data table (D44). The data table specified here stores at maximum 6 data records. Therefore, Y60 is programmed as a limiter of the FIFW instruction. The output is set, if the contents of D38 are greater than or equal to 6.

${ }^{1}$ Data table
${ }^{2}$ Position pointer
${ }^{3}$ Data table range
${ }^{4}$ Highest available storage address

### 7.7.2 FIFR, FIFRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct J |  | Special Function Module U $\square$ G | $\underset{\mathrm{Zn}}{\mid \text { Index Register }}$ | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |  |
| d | - | $\bigcirc$ | - | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s d |  | FIFR_M | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing read out data | BIN 16-bit |
| $d$ | First number of data table |  |

## Functions

## Reading data entered first from a data table

## FIFR Instruction for reading data entered first

The FIFR instruction reads data from a data table and stores them in a specified storage range. Reading the data begins with the first address $d+1$ after the position pointer. The data is transferred to the storage range specified by s.

The data in the data table are moved successively to the beginning of the table in order of their entry. All preceding data are cleared. After reading out, the value of the position pointer (first address in d ) is decreased by 1 .

${ }^{1}$ Data table
${ }^{2}$ Position pointer
${ }^{3}$ This register is reset to 0

NOTE Make sure this instruction is not executed, while d (position pointer) contains the value 0.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- An FIFR instruction is executed while the position pointer contains the value 0 . (Error code 4100)
- The device table range exceeds the corresponding device range when executing the FIFR instruction.
(Error code 4101)


## Program

## Example 1

FIFRP
With leading edge from X 10 , the following program reads the data value in R1 (first entered value) of the data table from R0 through R7 and stores the value in the register D0. At the beginning the value of the position pointer is 5 and after the execution 4. The preceding comparison operation avoids the execution of the FIFR instruction, if the position pointer (RO) contains the value 0 .


[^51]
## Program

## Example 2

FIFRP
With leading edge from $\mathrm{X1C}$, the following program writes a value from D0 to the data table from D38 through D43. If the value of the position pointer is 5 , the first value of the FIFO table is read and passed on to R0. This process is repeated with every leading edge from X1C.

${ }^{1}$ Data table
${ }^{2}$ Position pointer
${ }^{3}$ Data table range

### 7.7.3 FPOP, FPOPP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\qquad$ |  | Special Function Module$\mathrm{U} \square \mathrm{G} \square$ | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bigcirc$ | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s |  | FPOP_M | s.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing read data | BIN 16-bit |
| $d$ | First number of data table |  |

## Functions Reading data entered last from a data table

## FPOP Instruction for reading data entered last

The FPOP instruction reads data from a data table and stores them in a specified storage range. Reading the data begins with the last address $d+n$ in the data table. The data is transferred to the storage range specified by s.

The read address in the data table is reset to 0 . After reading out, the value of the position pointer (first address in d) is decreased by 1.

${ }^{1}$ Data table
${ }^{2}$ Position pointer
${ }^{3}$ This register is reset to 0

NOTE Make sure this instruction is not executed, while $d$ (position pointer) contains the value 0.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- An FPOP instruction is executed while the position pointer contains the value 0 .
(Error code 4100)
- The data table range exceeds the corresponding device range when executing the FPOP instruction.
(Error code 4101)


## Program

## Example 1

FPOPP
With leading edge from X10, the following program reads the data value in R5 (value entered last) of the data table from R0 through R7 and stores the value in the register D0. At the beginning the value of the position pointer is 5 and after the execution 4. The preceding comparison operation avoids the execution of the FPOPP instruction, if the position pointer (R0) contains the value 0 .

${ }^{1}$ Data table
${ }^{2}$ This register is reset to 0

## Program

## Example 2

FPOPP
With leading edge from $\mathrm{X1C}$, the following program writes a value from D 0 to the data table from D38 through D43. If the value of the position pointer is 5 , with leading edge from X1D the value in register D43 is read and passed on to R0.

${ }^{1}$ Data table
${ }^{2}$ Leading edge from X1C
${ }^{3}$ Leading edge from X1D
${ }^{4}$ Position pointer
${ }^{5}$ Current address range of data table

### 7.7.4 FDEL, FDELP, FINS, FINSP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ G | $\underset{\mathrm{Zn}}{\text { Index Register }}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bigcirc$ | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |
| n | - | - | $\bigcirc$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |

GX IEC
Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data to be inserted into the data table at a specified address or device storing <br> such data. <br> First number of device storing data to be deleted from a data table at a specified <br> address. | BIN 16-bit |
| d | First number of data table |  |
| n | Number of address where data is to be inserted or deleted |  |

## Functions Deleting and inserting specified data blocks in a data table

## FDEL Deleting specified data blocks

The FDEL instruction deletes the nth data block after the postion pointer from a data table specified by $d$ and stores this value in a device specified in $s$.
The data in the data table are shifted together after deletion of one data block. After reading, the value of the position pointer (first address in d) is decreased by 1.

${ }^{1}$ Data table
${ }^{2}$ For $n=3$ the data block $d+3$ is deleted.
${ }^{3}$ This register is reset to 0

## FINS/FINSP

Inserting specified data blocks
The FINS instruction inserts a 16-bit data block specified by s at the nth position after the position pointer into the data table specified by d .

The data blocks following the inserting position are shifted on by one address. After inserting, the value of the position pointer (first address in d) is increased by 1.


[^52]Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The nth position from $d$ is larger than the data storage number at the execution of the FDEL instruction.
(Error code 4101)
- The inserting position in d specified by $n$ via the FINS instruction exceeds the address range of existing data blocks plus 1.
(Error code 4101)
- The value of $n$ exceeds the device range of the table $d$.
(Error code 4101)
- The FDEL or FINS instruction was executed when $\mathrm{n}=0$.
(Error code 4100)
- The FDEL was executed when the value of $d$ was 0 .
(Error code 4100)
- The data table range exceeds the corresponding device range when the FDEL or FINS instruction is executed.
(Error code 4101)

Program Example 1

FDELP
When X 10 goes ON, the data from the 2nd position (R2) of the data table ranging from R0 to R7 will be deleted and the data stored in D0.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD FDELP | $\begin{aligned} & \mathrm{X} 10 \\ & \mathrm{D} 0 \\ & \mathrm{R} 0 \\ & \mathrm{~K} 2 \end{aligned}$ | $\\|^{\mathrm{X} 10}$ |  | R0 | $\begin{aligned} & \text { LD } \\ & \text { FDELP_M } \\ & \hline \end{aligned}$ | $\times 10$ <br> DO , 2, R0 |
| 1 - 1 |  |  |  |  |  |  |  |
|  |  | R0 | 5 | R0 | 5 |  |  |
|  |  | R1 | -123 | R1 | -123 |  |  |
|  |  | R2 | 4444 | R2 | 3210 |  |  |
|  |  | R3 | 3210 | R3 | 1234 |  |  |
|  |  | R4 | 1234 | R4 | 5432 |  |  |
|  |  | R5 | 5432 | R5 | 0 |  |  |
|  |  | R6 | 0 | R6 | 0 |  |  |
|  |  | R7 | 0 | R7 | 0 |  |  |
|  |  |  |  | $\rightarrow$ DO | 4444 |  |  |

[^53]Program
FINSP
Example 2 The following program inserts the data at D0 at the 3rd position of the data table ranging from R0 to R7 when X10 goes ON.

${ }^{1}$ Data table
${ }^{2}$ Leading edge of X10

### 7.8 Buffer memory access instructions

The following instructions access the buffer memory of special function modules. These instructions enable the CPU to exchange data with the according modules.

The following table gives an overview of the instructions:

| Function | MELSEC instruction <br> in <br> MELSEC Editor | MELSEC instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | FROM | FROM_M |
|  | FROMP | FROMP_M |
|  | DFRO | DFRO_M |
| Writing data to a <br> special function module | DFROP | DFROP_M |
|  | TO | TO_M |
|  | TOP | TOP_M |
|  | DTO | DTO_M |

### 7.8.1 FROM, FROMP, DFRO, DFROP

CPU

${ }^{1}$ Other than Q00UJCPU

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | FROM | n1 n2 d n3 |  | FROM_M | n1.n2.n3.d |

GX Works2


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Head address of special function module on base unit | BIN 16-bit |
| n2 | First number of memory address area for data to be read | BIN 16-bit |
| d | First number of memory address area of the CPU to be written to | BIN 16/32-bit |
| n3 | Number of data words to be read | BIN 16-bit |

## Functions Reading 1-word and 2-word data from a special function module

## FROM Reading 1-word data (16-bit)

The FROM instruction reads 1-word data from the buffer memory of a special function module and stores it in a specified memory address area of the CPU. The first address of data to be read is specified by $n 2$, the number of data words is specified by $n 3$, and the head address of the special function module, resulting from the position of the module on the base unit is specified by n 1 . The memory address area of the CPU storing the data is specified by d .

${ }^{1}$ Buffer memory of special function module
${ }^{2}$ Memory of the CPU

NOTE The FROM instruction can also be used to read data from shared memory of another station in a multi CPU system. Refer to section 9.2.1 for more details.

## DFRO Reading 2-word data (32-bit)

The DFRO instruction reads 2-word data from the buffer memory of a special function module. The first address of data to be read is specified by n2, the number of data words (2-multiple) is specified by n 3 , and the head address of the special function module is specified by n 1 . The memory address area of the CPU storing the data is specified by d .

${ }^{1}$ Buffer memory of special function module
${ }^{2}$ Memory of the CPU

NOTE Data read from special function modules is also possible with the use of a special function module device. In this case the devices are specified as $U \square I G \square$ ( $U$ (Headadress of the special function module)/G (Buffer memory adress)).
For the special function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- No signals have been exchanged with the special function module at the execution of the instruction.
(Error code 1412)
- An error has occured in the special function module at the the execution of the instruction. (Error code 1402)
- The I/O number specified by n 1 is not a special function module.
(Error code 2110)
- The number of data words specified in n3 ( $2 \times \mathrm{n} 3$ for DFRO) exceeds the storage range of the device specified by d .
(Error code 4101)
- The address specified by n2 is outside the buffer memory range.
(Error code 4101)


## Program

Example 1
FROMP
With leading edge from XO , the following program reads the digital values of channel CH 1 from
address 10 of the buffer memory of an Q68ADV module. The memory address area of the module is 040 through 05 F . The read data is stored in D0.


DFROP
With leading edge from X0, the following program reads the x-axis data at the addresses 602 and 603 in the buffer memory of an QD75P4 module. The memory address area of the module is 040 through 05F. The read data is stored in D0 and D1.


NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

NOTES The value of $n 1$ is specified by the upper 3 digits of hexadecimal 4-digit representation of the head I/O number of the slot in which an intelligent function module is mounted.

${ }^{1}$ Power supply module
${ }^{2}$ Head I/O number configured in the I/O assignment setting
${ }^{3}$ Head address of special function module: $0040 \mathrm{H}-\mathrm{-} \mathrm{n} 1=\mathrm{K} 4$ or H 4
${ }^{4}$ Built-in I/0
${ }^{5}$ Built-in CC-Link
${ }^{6}$ Head address of special function module: $0060 \mathrm{H}-\mathrm{-} \mathrm{n} 1=\mathrm{K} 6$ or H 6
QCPU and LCPU establish the automatic interlock of the FROM/DFRO instructions.

### 7.8.2 TO, TOP, DTO, DTOP

CPU


Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Head address of special function module on base unit. <br> Specified with the upper three digits when the head I/O number is expressed in <br> 4 hexadecimal digits. | BIN 16-bit |
| n2 | First number of memory address area to be written to | BIN 16-/32-bit |
| s | Data to be written or first number of memory address area of the CPU storing <br> data to be written | BIN 16-bit |
| n3 | Number of data words to be written |  |

## Functions Writing 1-word and 2-word data to the buffer memory of a special function module TO Writing 1-word data (16-bit)

The TO instruction writes 1 -word data from the memory of the CPU to the buffer memory of a special function module. The first address of the memory area data is to be written to is specified by n 2 , the number of data words is specified by n 3 , and the address of the special function module, resulting from the position of the module on the base unit is specified by n 1 . The first address of the memory address area the data is to be read from is specified by s.

${ }^{1}$ Memory of the CPU
${ }^{2}$ Buffer memory of special function module
When a constant is designated to s , the instruction writes the same data (value designated to s ) to the area of n 3 points starting from the specified buffer memory address. s can be designated in the following range: -32768 to 32767 or 0 H to FFFFH.

Following figure shows an example when the constant 5 is designated to $s$.


[^54]
## DTO Writing 2-word data (32-bit)

The DTO instruction writes 2-word data from the memory of the CPU to the buffer memory of a special function module. The first address of the memory area data is to be written to is specified by $n 2$, the number of data words (2-multiple) is specified by n3, and the address of the special function module is specified by n 1 . The first address of the memory address area the data is to be read from is specified by s .

${ }^{1}$ Memory of the CPU
${ }^{2}$ Buffer memory of special function module
When a constant is designated to $s$, the instruction writes the same data (value designated to s) to the area of $n 3 \times 2$ points starting from the specified buffer memory address. s can be designated in the following range: -2147483648 to 2147483647 or OH to FFFFFFFFFH.

Following figure shows an example when the constant 70000 is designated to s .
(1)

## ${ }^{1} \mathrm{CPU}$ module

${ }^{2}$ Buffer memory of special function module
${ }^{3} \mathrm{n} 3 \times 2$ words (same data is written)

NOTE Data read from intelligent function modules is also possible with the use of a special function module device. In this case the devices are specified as $U \square \backslash G \square$ (U (Headadress of the special function module)/G (Buffer memory adress)).
For the special function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- No signals have been exchanged with the special function module at the execution of the instruction.
(Error code 1412)
- An error has occured in the special function module at the execution of the instruction. (Error code 1402)
- The I/O number specified by n 1 is not a special function module.
(Error code 2110)
- The number of data words specified by n3 ( $2 \times \mathrm{n} 3$ for DTO) exceeds the storage range of the device specified by d .
(Error code 4101)
- The address specified by n 2 is outside the buffer memory range.
(Error code 4101)


## Program

Example 1
TOP
With leading edge from $\mathrm{X0}$, the following program sets the channels CH 1 and CH 2 on an

Q68AD module to execute A/D conversion. The special function module is at address 040 through 05 F . The value 3 is written to the buffer memory at address 0 .


## DTOP

With leading edge from XO , the following program resets the x -data values at the buffer memory addresses 41 and 42 of a QD75P4 module to 0 . The special function module is at address 040 through 05F.


[^55]NOTE The value of $n 1$ is specified by the upper 3 digits of hexadecimal 4-digit representation of the head I/O number of the slot in which an intelligent function module is mounted.

${ }^{1}$ Power supply module
${ }^{2}$ Head I/O number configured in the I/O assignment setting
${ }^{3}$ Head address of special function module: 0040 H --> $\mathrm{n} 1=\mathrm{K} 4$ or H 4
${ }^{4}$ Built-in I/O
${ }^{5}$ Built-in CC-Link
${ }^{6}$ Head address of special function module: 0060 H --> $\mathrm{n} 1=\mathrm{K} 6$ or H 6
QCPU and LCPU establish the automatic interlock of the TO/DTO instructions.

### 7.9 Display instructions

The CPU modules of the MELSEC System $Q$ and the $L$ series supply several instructions that output ASCII characters at the outputs of an output module or on a LED display on the front panel of suitable CPU modules.

| Function | MELSEC instruction <br> in <br> MELSEC Editor | MELSEC instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| ASCII character output | PR | PR_M |
|  | PRC | PRC_M |
| Clear display | LEDR | LEDR_M |

The LED display complies to the following priority:

1. Display of self diagnostics error
2. Display of CHK instruction
3. Display of number of annunciator $F$
4. BATTERY ERROR

If one of the first three displays is indicated, the execution of a display instruction does not change the current reading.

### 7.9.1 PR

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  |  |  |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inter (Syst |  | File |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Nioaule } \\ & \text { UПGGa } \end{aligned}$ |  |  |  |
| s | - | $0^{2)}$ | ${ }^{2)}$ | - | - | - | - | - | - |
| d | - ${ }^{1)}$ | - | - | - | - | - | - | - | - |

${ }^{1} \mathrm{Y}$ only
${ }^{2}$ Local devices and the file registers set for individual programs cannot be used.

| GX IEC Developer | MELSEC Instruction List |  | Ladder Diagram$\begin{array}{r} \quad \text { PRM M } \\ - \text { EN ENO } \\ -s \quad d \\ \hline \end{array}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MELSEC |  |  |  | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing ASCII code | Character string |
| d | Head address of output module for ASCII code output | Bit |

## Functions Output to a peripheral device

## PR Output of an ASCII character string

The PR instruction supplies two functions. Its function depends on the status of special relay SM701.

- SM701 set (1) (function 1)

Output of an ASCII character string of 16 characters to an output module. The character string, divided into twice 8 characters, is read from the address area s and output to the outputs specified by d.

${ }^{1}$ Device storing ASCII code
${ }^{2}$ Sequence program
${ }^{3}$ Flag indicating that PR instruction is in progress (used as interlock)
${ }^{4}$ Start of output
${ }^{5}$ Outputs $Y$
${ }^{6}$ Output of ASCII code
${ }^{7}$ Output of strobe signal
${ }^{8}$ Printer or display device

- SM701 not set (0) (function 2)

Output of ASCII character string data up to the character code " 00 H " in hexadecimal format from the address area s to the outputs specified by d .

${ }^{1}$ Device storing ASCII code
${ }^{2}$ Sequence program
${ }^{3}$ Flag indicating that PR instruction is in progress (used as interlock)
${ }^{4}$ Start of output
${ }^{5}$ End of character string (end of transmission)
${ }^{6}$ Outputs Y
${ }^{7}$ Output of ASCII code
${ }^{8}$ Output of strobe signal
${ }^{9}$ Printer or display device

If the content of the devices storing ASCII code is overwritten during the output, the current data is output.

Following the execution of the PR instruction, the PR instruction execution flag ( $\mathrm{d}+9$ device) remains ON until the completion of the transmission of the designated number of characters.
For the execution of a PRC instruction an output module with 10 successive binary outputs is needed. The address area begins at the output number specified by d. The 10 output addresses of the output module are processed independently from an I/O refresh after the END instruction in the program sequence.

Output signals from the output module are transmitted at the rate of 30 ms per character. Thus, processing n characters takes $\mathrm{n} \times 30 \mathrm{~ms}$. The output transmission is controlled via 10 ms interrupts, so the sequence program is processed continuously.


In addition to the ASCII code a strobe signal ( $\mathrm{ON}=10 \mathrm{~ms}$, $\mathrm{OFF}=20 \mathrm{~ms}$ ) is output at address $\mathrm{Y}=\mathrm{d}+8$.
The PR and PRC instructions can be executed multiple times. Yet, an interlock should be established via the PR instruction execution flag (output device $Y=d+9$ ) so the PR and PRC instructions are not executed simultaneously.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- There is no 00 H code within the range of the device specified by $s$ when SM701 is OFF. (Error code 4101)

With leading edge from XO , the following program converts the character string "ABCDEFGHIJKLMNOP" into ASCII code and stores it in data registers D0 through D7. After setting X3 ON, the ASCII code in D0 through D7 is output to the outputs Y14 through Y1D.


The following timing charts illustrate the processing of the program:

${ }^{1}$ Storage of character string "ABCDEFGH" in D0 through D3
${ }^{2}$ Storage of character string "IJKLMNOP" in D4 through D7
${ }^{3}$ ASCII code
${ }^{4}$ Strobe signal
${ }^{5}$ PR instruction execution flag
${ }^{6}$ Processing the PR instruction (period $=480 \mathrm{~ms}$ )

NOTES If SM701 is not set, the value "ООН" has to be written to register D8. Without this character code an operation error would occur in the program example above.
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.9.2 PRC

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  |  |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special Function U-\Gロ | $\begin{array}{\|c\|} \hline \text { Index Register } \\ \mathrm{Zn} \end{array}$ | $\underset{\$}{\text { Constant }}$ | $\begin{gathered} \text { Other } \\ \hline \text { P, I, J, U } \end{gathered}$ |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | $\bullet$ |
| d | - ${ }^{1)}$ | - | - | - | - | - | - | - | - |

${ }^{1} \mathrm{Y}$ only

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | PRC | s d |  | PRC_M | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing comment to be output | BIN 16-bit |
| d | Head address of output module for comment output | Bit |

## Functions Output to a peripheral device

## PRC Output of a comment

The PRC instruction outputs a comment (in ASCII code) of a device designated by s to an output module designated by d .
The output of either 16 or 32 characters can be chosen. The choice is specified via special relay SM701.

- If SM701 is set (1), 16 characters are output.
- If SM701 is not set ( 0 ), 32 characters are output.

${ }^{1}$ Comment (ASCII code) from X1 onwards
${ }^{2}$ Start of output
${ }^{3}$ Outputs Y
${ }^{4}$ Sequence program
${ }^{5} \mathrm{PR}$ instruction execution flag (used as interlock)
${ }^{6}$ Output of ASCII code
${ }^{7}$ Output of strobe signal
${ }^{8}$ Printer or display device

The processing of the PRC instruction is shown in the following timing chart:

${ }^{1}$ Strobe signal
${ }^{2}$ PRC instruction execution flag
${ }^{3}$ Processing time ( $16 \times 30 \mathrm{~ms}=480 \mathrm{~ms}$ ) for the PRC instruction
${ }^{4}$ File access in process flag
${ }^{5}$ The PRC instruction cannot be executed again
${ }^{6}$ File access completion flag
${ }^{7}$ No other instruction can be executed
${ }^{8}$ Instructions other than PRC, SP.FREAD, SP.FWRITE, PLOAD, PUNLOAD and PSWAPP can be executed

There are 10 binary outputs of a digital output module assigned. The address area begins at the output address $Y$ specified by $d$.
Output signals from the output module are transmitted at the rate of 30 ms per character. Thus, processing n characters takes $\mathrm{n} \times 30 \mathrm{~ms}$. The output transmission is controlled via 10 ms interrupts, so the sequence program is processed continuously.


In addition to the ASCII code a strobe signal ( $\mathrm{ON}=10 \mathrm{~ms}$, $\mathrm{OFF}=20 \mathrm{~ms}$ ) is output at address $\mathrm{Y}=\mathrm{d}+8$.

During the output of 16 characters of ASCII code, the PRC instruction execution flag $d+9$ is set ON. Thus, the output $Y$ at address $d+9$ is set as long as the PRC instruction is executed. The PR and PRC instructions can be executed multiple times. Yet, an interlock should be established via the PRC instruction execution flag (output device $Y=d+9$ ) so the PR and PRC instructions are not executed simultaneously.
If the address area s does not contain data, the instruction is not executed.
The PRC instruction can only access comments already stored in the PLC. For conversion from alphanumeric data into ASCII code an ASC instruction has to be applied.
After the execution of the PRC instruction is finished, SM720 turns ON for one scan. SM721 turns ON during the execution of the PRC instruction. The PRC instruction cannot be executed when SM721 is already ON. If an attempt is made, the processing will not be performed.

NOTES The PRC instruction can only access comments stored in a memory card. The PRC instruction can not access comments stored in the internal memory.
The comment file accessed by the PRC instruction is set at the "PC File Setting" in the Parameter mode. The output of a comment file with the PRC instruction is not possible if no comment file has been set.

Do not execute the PRC instruction during an interrupt program. Otherwise, malfunction may result.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The PRC instruction is executed while a comment is written during RUN.
(Error code 4100)


## Program <br> Example

PRC
If XO is set ON , the following program sets output Y 35 ON and outputs the comment at Y 35 in ASCII code simultaneously at the outputs Y60 through Y69. After setting X3 ON, Y35 is reset OFF.


### 7.9.3 LEDR

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) | $\stackrel{\text { File }}{ }$ |  | IET/H | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word | Register | Bit | Word | Module U $\square G \square$ |  |  |  |
| - | - | - | - | - | - | - | - | - | - |

GX IEC Developer
MELSEC Instruction List

| Ladder Diagram | IEC Instruction List |
| :---: | :---: |
| $-\mathrm{EN}^{\text {LEDR_M } \mathrm{MNO}_{\mathrm{EN}}}$ | LEDR_M |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Resetting annunciators and error displays

## LEDR Reset instruction

The LEDR instruction resets annunciators that were set automatically when an operation error occured.

## Operation of the LEDR instruction with an annunciator set during self-diagnosis:

If during self-diagnosis an error occurs that does not affect the accurate operation of the CPU, the execution of a LEDR instruction clears the "ERROR" LED or the error display on the CPU.

In addition, SM0, SM1 and SD0 at the user program have to be reset, because they are not reset automatically by the LEDR instruction. Further steps required to reset the annunciator are not executed neither.

## Operation of the LEDR instruction on occurence of a battery error:

If the LEDR instruction is executed after a battery replacement, the "BAT. ARM/BAT." LED on the front panel of the CPU and the error display on the CPU are cleared. At the same time, SM51 is reset automatically.

## Operation of the LEDR instruction with an annunciator F set on a CPU without LED display:

After execution of the LEDR instruction the following operations are executed:

- The "USER" LED on the front panel of the CPU flickers and then turns off.
- The annunciator F stored in SD62 and SD64 are reset and the annunciators stored in SD65 through SD79 are shifted for further processing.
- The new number of annunciator $F$ shifted to SD64 is written to SD62.
- The accumulator of the annunciator in SD63 is decremented by 1 . If SD63 is already at 0, this value remains unchanged.


[^56]
## Operation of the LEDR instruction with an annunciator F set on a CPU with LED display:

After execution of the LEDR instruction, the following operations are executed:

- The annunciator displayed on the LED display of the CPU is cleared.
- The "USER" LED on the front panel of the CPU flickers and then turns off.
- The annunciators F stored in SD62 and SD64 are cleared and the annunciators stored in SD65 through SD79 are shifted for further processing.
- The new number of annunciator $F$ shifted to SD64 is written to SD62.
- The accumulator of the annunciator in SD63 is decremented by 1. If SD63 is already at 0, this value remains unchanged.
- The current number of annunciator stored in SD62 is displayed. If SD63 is already at 0, there is nothing displayed.

${ }^{1}$ Since SD63 is at value 0 , no annunciator is displayed on the LED display.
${ }^{2}$ Number of stored annunciators

Program
Example

LEDR
If X 9 is set and the value in register SD63 is not equal to 0 , the following program executes a LEDR instruction.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD<> <br> AND <br> LEDR | KD SD63 $\times 9$ |  | $\begin{aligned} & \text { LD } \\ & \text { LDNEM } \\ & \text { AND_M } \\ & \text { LEDR_M } \end{aligned}$ | TRUE $0 . \mathrm{SD63}$ $\times 9$. |

NOTE
The defaults for the error item numbers set in special register SD207 to SD209 and the order of priority is shown in the table below:

| Order of priority | Factor number (Hexadecimal) | Description | Remark | QCPU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | AC DOWN | Power supply cut | $\bigcirc$ | $\bigcirc$ |
|  |  | SINGLE PS.DOWN | Redundant base unit power supply voltage drop | $\bigcirc$ | $\bigcirc$ |
|  |  | SINGLE PS.ERROR | Redundant power supply module fault | $\bigcirc$ | $\bigcirc$ |
| 2 | 2 | UNIT VERFY ERR. | I/O module verify error | $\bigcirc$ | $\bigcirc$ |
|  |  | FUSE BREAK OFF | Blown fuse | $\bigcirc$ | $\bigcirc$ |
|  |  | SP. UNIT ERROR | Special function module verify error | $\bigcirc$ | $\bigcirc$ |
|  |  | SP. UNIT DOWN | Special function module verification error <br> Special function module error | $\bigcirc$ | $\bigcirc$ |
| 3 | 3 | OPERATION ERROR | Operation error | $\bigcirc$ | $\bigcirc$ |
|  |  | LINK PARA ERROR | Link parameter error | $\bigcirc$ | $\bigcirc$ |
|  |  | SFCP OPE. ERROR | SFC instruction operation error | $\bigcirc$ | $\bigcirc$ |
|  |  | SFCP EXE. ERROR | SFC program execution error | $\bigcirc$ | $\bigcirc$ |
|  |  | REMOTE PASS.FAIL | Remote password error | $\bigcirc$ | $\bigcirc$ |
|  |  | SNTP OPE.ERROR | SNTP error | $\bigcirc$ | $\bigcirc$ |
| 4 | 4 | ICM.OPE ERROR | Memory card operation error | $\bigcirc$ | $\bigcirc$ |
|  |  | FILE OPE ERROR | File assess error | $\bigcirc$ | $\bigcirc$ |
|  |  | EXTEND INST. ERROR | Extend instruction error | $\bigcirc$ | $\bigcirc$ |
|  |  | OPE. MODE DIFF. | Operation status, switch mismatch | $\bigcirc$ | $\bigcirc$ |
|  |  | CAN'T EXE.MODE | Current mode-time function execution disabled | $\bigcirc$ | $\bigcirc$ |
|  |  | TRK.TRANS.ERR. | Tracking data transmission error | $\bigcirc$ | $\bigcirc$ |
|  |  | TRK.SIZE ERROR | Tracking capacity excess error |  |  |
|  |  | TRK.DISCONNECT | Tracking cable not connected, failure |  |  |
|  |  | FLASH ROM ERROR | Flash ROM access count exceeded error | $\bigcirc$ | $\bigcirc$ |
| 5 | 5 | PRG.TIME OVER | Constant scan setting time over error | $\bigcirc$ | $\bigcirc$ |
|  |  |  | Low speed execution monitoring time over error | $\bigcirc$ | $\bigcirc$ |
| 6 | 6 | CHK instruction | Error detected with CHK instruction | $\bigcirc$ | $\bigcirc$ |
| 7 | 7 | Annunciator | - | $\bigcirc$ | $\bigcirc$ |
| 8 | 8 | LED instruction | - | $\bigcirc$ | $\bigcirc$ |
| 9 | 9 | BATTERY ERR. | Battery error | $\bigcirc$ | $\bigcirc$ |
| 10 | A | Clock data | - - | $\bigcirc$ | $\bigcirc$ |
| 11 | B | CAN'T SWITCH | System switching error | $\bigcirc$ | $\bigcirc$ |
|  |  | STANDBY SYS.DOWN | Standby system not started/stop error | $\bigcirc$ | $\bigcirc$ |
|  |  | EM.COPY EXE. | Memory copy function executed | $\bigcirc$ | $\bigcirc$ |
| 12 | C | DISPLAY ERROR | Display unit error | $\bigcirc$ | $\bigcirc$ |

## - Error or event occurs

O Error or event does not occur

If the highest priority is given to the annunciator, it can be reset with priority by the LEDR instruction. (Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU)

### 7.10 Failure diagnosis and debugging

These instructions are for failure diagnosis and debugging support failure checks.
The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | CHKST | CHKST_M |
|  | CHK | CHK_M |
|  | CHKCIR | CHKCIR_M |
|  | CHKEND | CHKEND_MD |
|  |  |  |

NOTE Please check, whether these functions are available and supported by your version of the GX IEC Developer.

### 7.10.1 CHKST, CHK

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

Devices


| GX IEC <br> Developer | MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{l\|l} \hline \text { CHKST_M } \\ \text { CHK_M } \end{array}$ |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Failure check for bidirectional operations

## CHKST Start instruction for the CHK instruction

The CHKST instruction starts the execution of the CHK instruction. If the execution condition for the CHKST instruction is not set (0), the program step following the CHK instruction will be executed.

With the execution condition for the CHKST instruction set (1), the CHK instruction is executed. In the ladder diagram below these instructions are programmed.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD CHKST LD AND CHK LD OUT | T0 $x_{0}$ $x_{2}$ $x_{3}$ $Y 10$ |  | LD <br> CHKST_M <br> LD <br> AND <br> CHK_M <br> LD <br> ST <br> ST | $\begin{aligned} & T 50 \\ & x_{0} \\ & x_{2} \\ & x_{3} \\ & y_{10} \end{aligned}$ |

## CHK Failure check instruction

The CHK instruction with some CPU types (and depending on the control mode) supports failure check operations for contact circuits with limit switches that monitor bidirectional movement. Once an error occurs within such a circuit, the special relay SM80 is set and the corresponding error code is stored in special register SD80.

The error code is stored as BCD 4-digit data value in special register SD80. The upper 3-digits store the contact number of the corresponding contact (here contact 62) and the lower digit stores the number of the failure check circuit (coil number 1 to 6 ; here coil number 3 ).
$\square$
${ }^{1}$ Contact 62; coil number 3 (during failure check)
${ }^{2}$ Before failure check
${ }^{3}$ After failure check

The input contacts programmed prior to the CHK instruction do not serve as execution condition for the CHK instruction but as specification of the check conditions.

In the following, the failure check programming via the CHK instruction is illustrated with a concrete example. The following illustration shows a conveyor belt that moves from the left to the right travel limit. The corresponding travel limits are detected via limit switches (X0 and X1). The start contact for advance movement is X 4 and for retract movement is X 5 .


[^57]The diagrams below show a sample program for the operation and failure check of the conveyor belt shown above.

During error free operation the program jumps to the program step following the CHK instruction. With leading edge from X4, the conveyor belt is advanced, and Y0 is set for failure check. With leading edge from X 5 , the conveyor belt is retracted, and Y 0 is reset.

The timer T0 watches the duty cycle time. If the duty cycle time is exceeded the CHKST instruction is set via the contact TSO. In the next program step the CHK instruction is executed, and the error code is stored in the special register SD80.


The operations of the CHK instruction can be illustrated through the following ladder diagrams, of which the functions are similar to the execution of the CHK instruction.

The contact numbers of the limit switches for advance movement $X \square$ and retract movement $X \square+1$ have to be designated successively. The number of the advance limit switch $\mathrm{X} \square$ must be less than the number of the retract limit switch $X \square+1$. The contact number of the advance limit switch is assigned to an output $\mathrm{Y} \square$ with the same address. According to the program example, this output is set during advance movement and reset during retract movement.
For better comprehensibility of the program example above, the contacts $\mathrm{X0}(\mathrm{X} \square), \mathrm{X} 1(\mathrm{X} \square+1)$ and $\mathrm{YO}(\mathrm{Y} \square)$ are applied directly for specification of the coil number. Depending on the program they can be replaced by any other number.

NOTE The outputs $Y \square$ are treated as internal relays and cannot be output to external devices.

The following diagrams concerning the CHK instructions and the 6 generated failure check circuits (error conditions) are arranged in pairs.

In the following, the CHK instructions are illustrated. The contact indicated $\mathrm{X} \square$ serves as variable for maximum 150 contacts ( 150 conveyor belts or similar applications).


Failure check circuit 1 (coil number 1):
Both limit switches respond to the advance movement of the conveyor belt.


Failure check circuit 2 (coil number 2):
Both limit switches respond to the retract movement of the conveyor belt.


Failure check circuit 3 (coil number 3 ):
Advance command for set advance limit switch.


Failure check circuit 4 (coil number 4):
Retract command for set retract limit switch.


Failure check circuit 5 (coil number 5):
Advance command for reset retract limit switch.


Failure check circuit 6 (coil number 6):
Retract command for reset advance limit switch.


The CHK instruction can designate a maximum of 150 contact numbers for advance limit switches. For the designation of contact numbers any contact number of the retract limit switch is skipped.


The relay SM80 and the special register SD80 have to be reset after execution of the CHK instruction because they retain their condition after being set. If they are not reset prior to another CHK instruction, the instruction cannot be executed.

The CHKST instruction has to be programmed prior to the CHK instruction. An error will be returned if an instruction other than the LD, LDI, AND or ANI instruction is used between the CHK instruction and the CHKST instruction.

The CHK instruction can be programmed in any program step of the sequence program. The CHK instruction can be used up to two times in all program files being executed. In a single program file a CHK instruction may be used only once.

The coil numbers have to be programmed via a LD or AND instruction prior to the CHK instruction. Other input instructions are not supported. If an LDI or ANI instruction is programmed, the failure check of the CHK instruction cannot be executed. The contact numbers designated for the failure check however can be designated via the LDI and ANI instructions. In the diagram below the switch with the number X9 is ignored because it is an NC contact (normally closed).


The failure detection method depends on the status of the special relay SM710 as follows.

- SM710 is reset (0):

The failure check is performed in coil number (failure check circuit) sequence from contact 1(limit switch) to contact n (limit switch).
The first contact is checked from coil number 1 through coil number 6 . Then the next contact is checked from coil number 1 through coil number 6 . The operation is completed after the nth contact is checked from coil number 1 through coil number 6.

- SM710 ist set (1):

The failure check is performed in contact number (limit switch) sequence from coil 1 (failure check circuit) through coil 6 (failure check circuit).

The first coil is checked from contact number 1 through contact number $n$. Then the next coil is checked from contact number 1 through contact number $n$. The operation is completed after the 6th coil is checked from contact number 1 through contact number n .

If more than one failure is detected, the number of the first failure detected is stored. Further detected failures are ignored.

The CHK instruction cannot be used by a low speed execution type program. If a low speed execution type program has been set in a program file containing the CHK instruction, an operation error will be returned, and the CPU module operation will be suspended.

## Operation <br> In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error

 Errors code is stored into SD0.- Two failure check input contacts within one failure check circuit are connected in parallel. (Error code 4235)
- There is an NOP instruction. (Error code 4235)
- More than 150 input devices are specified.
(Error code 4235)
- A CHKST instruction is not followed by a CHK instruction. (Error code 4235)
- A CHK instruction is executed without a prior CHKST instruction. (Error code 4235)
- The CHKST and CHK instruction are used in a low speed execution type program.
(Error code 4235)
- There is an instruction other than the LD, LDI, AND or ANI instruction between the CHK instruction and the CHKST instruction.
(Error code 4235)
- The CHK instruction is used at three places or more in all of programs being executed. (Error code 4235)
- The CHK instruction is used at two places or more in a single program. (Error code 4235)


### 7.10.2 CHKCIR, CHKEND

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) | le |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | UTIG |  |  |  |
| - | - | - | - | - | - | - | - | - | - |


| GX IEC Developer | MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
|  | MELSEC | CHKCIR <br> CHKEND | $\begin{aligned} & -\mathrm{EN}^{\text {CHKCIR_M } \mathrm{ENO}_{1}} \\ & -\mathrm{EN}^{\text {CHKEND_MD }} \mathrm{ENO} \end{aligned}$ | CHKCIR_M CHKEND_MD |



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Generating check circuits for the CHK instruction CHKCIR, CHKEND Start and end instructions for a program part with generated check circuits

The CHKCIR and CHKEND instructions alter check circuits for the CHK instruction. Any required check format can be generated. The actual failure check is performed via the CHKST and CHK instructions.

The failure check is executed via the error check circuits programmed between the CHK and the CHKEND instruction.

If the check circuit format for the CHK instruction was altered via the CHKCIR and CHKEND instructions, connected peripheral devices have to be started up in "General Mode", and a program expansion has to be performed.

From the error check circuits between the CHKCIR and CHKEND instructions altered error check circuits are generated through index qualification. The error check circuits programmed between these instructions can be assigned 9 annunciators (F1-F9). Index qualification is performed through the addition of contact numbers designated prior to the CHK instruction and contact numbers of the error check circuits. For example, the contact X10 in the error check circuits shown below will be assigned X12 and X18 in the index qualified check circuits due to the contacts X2 and X8, programmed prior to the CHK instruction.

The error check algorithm depends on the status of the special relay SM710 as follows:

- SM710 is reset (0):

First in this case, each contact number in the error check circuit programmed between the CHKCIR and CHKEND instruction is index qualified with the first contact number designated prior to the CHK instruction. Then, each programmed check circuit is index qualified again with the second contact number designated prior to the CHK instruction. This operation is completed as for any programmed check circuit with assigned annunciator ( $F$ ) a total of new check circuits equivalent to the number of input contacts of the CHK instruction exists.


- SM710 is set (1):

First in this case, the first programmed error check circuit with assigned annunciator is index qualified with all contact numbers programmed prior to the CHK instruction. Then, the following check circuit is index qualified with all contact numbers programmed prior to the CHK instruction. This operation is completed as for any programmed check circuit with assigned annunciator ( $F$ ) a total of new check circuits equivalent to the number of input contacts of the CHK instruction exists.


During error check of the index qualified error check circuits, the outputs (F) that can only be set via the OUT F instruction are checked for their status. If an output $(F)$ is set, the special relay SM80 is set. The error code consisting of contact number and error check circuit (F1 to F9) is stored in special register SD80 in BCD data format.
The error check circuits between the CHKCIR and CHKEND instruction can be programmed with the following instructions.

- Contacts:

LD, LDI, AND, ANI, OR, ORI, ANB, ORB, MPS, MPP, MRD, comparison operation instructions.

- Coils:

OUT F

The inputs X and outputs Y have to be programmed as devices for the contacts.
Only annunciators (F) can be programmed as outputs of error check circuits. The error check circuits can be specified any random designation from F0 on, since these outputs are processed as dummy contacts. For this reason, no errors occur with annunciators (F) overlapping.

The status of annunciators ( $F$ ) can even be checked accurately, if one annunciator ( $F$ ) is programmed twice beyond the CHK instruction, because both of these annunciator functions are processed separately.

Since the status ( $0 / 1$ ) of annunciators ( $F$ ) applied by the CHK instruction is not updated, the annunciators even remain reset, if they are monitored by a peripheral device.

The error check circuits programmed between the CHKCIR and CHKEND instructions can be created with maximum 256 program steps (contact branches) and 9 outputs (annunciators F1 to F9) addressed by OUT F instructions.

The error check circuits between the CHKCIR and CHKEND instructions are designated from top error check circuit 1 (FO) to bottom error check circuit 9 (F8).


The CHKCIR and CHKEND instructions can be programmed at any program step of the sequence program. In total, these instructions may only exist twice in all program files to be executed and once within one program file.
The CHKCIR and CHKEND instructions cannot be applied in low-speed programs, otherwise an operation error occurs and the CPU terminates processing.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The CHKCIR and CHKEND instructions appear more than twice in all program files. (Error code 4235)
- The CHKCIR and CHKEND instructions appear more than once within one program file. (Error code 4235)
- The CHKEND instruction is not executed after the CHKCIR instruction.
(Error code 4230)
- The CHKEND instruction is executed without a preceding CHKCIR instruction.
(Error code 4230)
- The CHKCIR and CHKEND instructions are programmed in a low-speed program.
(Error code 4235)
- 10 or more annunciators (F) (error check circuits) are addressed.
(Error code 4235)
- The created error check circuits contain more than 256 program steps (contact branches). (Error code 4235)
- The error check circuits contain invalid devices.
(Error code 4235)
- The error check circuits contain devices already index qualified.
(Error code 4235)
$\begin{array}{ll}\text { Program } & \text { CHKCIR, CHKEND } \\ \text { Example } & \begin{array}{l}\text { The following program creates index qualified error check circuits. The operations of this pro- } \\ \text { gram are illustrated under the topic "functions". In addition, the MELSEC and IEC instruction } \\ \text { lists are shown below. }\end{array}\end{array}$



### 7.11 Character string processing instructions

| Function | MELSEC Instruction MELSEC Editor | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { in } \\ & \text { IEC Editor } \end{aligned}$ |
| :---: | :---: | :---: |
| Conversion of <br> 16-/32-bit binary data into decimal values in ASCII code | BINDA | BINDA_MD |
|  |  | BINDA _K_MD |
|  |  | BINDA_S_MD |
|  | BINDAP | BINDA_P_MD |
|  |  | BINDA_K_P_MD |
|  |  | BINDA_P_S_MD |
|  | DBINDA | DBINDA_MD |
|  |  | DBINDA_K_P_MD |
|  |  | DBINDA_P_S_MD |
|  | DBINDAP | DBINDA_P_MD |
|  |  | DBINDA_K_P_MD |
|  |  | DBINDA_P_S_MD |
| Conversion of <br> BIN 16-/32-bit binary data into ASCII code | BINHA | BINHA_MD |
|  |  | BINHA_K_MD |
|  |  | BINHA_S_MD |
|  | BINHAP | BINHA_P_MD |
|  |  | BINHA_K_P_MD |
|  |  | BINHA_P_S_MD |
|  | DBINHA | DBINHA_MD |
|  |  | DBINHA_K_MD |
|  |  | DBINHA_S_MD |
|  | DBINHAP | DBINHA_P_MD |
|  |  | DBINHA_K_P_MD |
|  |  | DBINHA_P_S_MD |
| Conversion of 4-/8-digit BCD data into ASCII code | BCDDA | BCDDA_MD |
|  |  | BCDDA_K_MD |
|  |  | BCDDA_S_MD |
|  | BCDDAP | BCDDA_P_MD |
|  |  | BCDDA_K_P_MD |
|  |  | BCDDA_P_S_MD |
|  | DBCDDA | DBCDDA_MD |
|  |  | DBCDDA_K_MD |
|  |  | DBCDDA_S_MD |
|  | DBCDDAP | DBCDDA_P_MD |
|  |  | DBCDDA_K_P_MD |
|  |  | DBCDDA_P_S_MD |


| Function | MELSEC Instruction in MELSEC Editor | $\begin{gathered} \text { MELSEC Instruction } \\ \text { in } \\ \text { IE Editor } \end{gathered}$ |
| :---: | :---: | :---: |
| Conversion of decimal ASCII data into BIN 16-/32-bit binary data | DABIN | DABIN_MD |
|  |  | DABIN_S_MD |
|  | DABINP | DABIN_P_MD |
|  |  | DABIN_P_S_MD |
|  | DDABIN | DDABIN_MD |
|  |  | DDABIN_S_MD |
|  | DDABINP | DDABIN_P_MD |
|  |  | DDABIN_P_S_MD |
| Conversion of hexadecimal ASCII data into BIN 16-/32-bit binary data | HABIN | HABIN_MD |
|  |  | HABIN_S_MD |
|  | HABINP | HABIN_P_MD |
|  |  | HABIN_P_S_MD |
|  | DHABIN | DHABIN_MD |
|  |  | DHABIN_S_MD |
|  | DHABINP | DHABIN_P_MD |
|  |  | DHABIN_P_S_MD |
| Conversion of decimal ASCII data into 4-/8-digit BCD data | DABCD | DABCD_MD |
|  |  | DABCD_S_MD |
|  | DABCDP | DABCD_P_MD |
|  |  | DABCD_P_S_MD |
|  | DDABCD | DDABCD_MD |
|  |  | DDABCD_S_MD |
|  | DDABCDP | DDABCD_P_MD |
|  |  | DDABCD_P_S_MD |
| Read-out of comment data | COMRD | COMRD_MD |
|  |  | COMRD_S_MD |
|  | COMRDP | COMRD_P_MD |
|  |  | COMRD_P_S_MD |
| Detection of character string length | LEN | LEN_E |
|  |  | LEN_MD |
|  |  | LEN_S_MD |
|  | LENP | LEN_P_S_MD |
| Conversion of <br> BIN 16-/32-bit binary data into character string data | STR | STR_MD |
|  |  | STR_K_MD |
|  |  | STR_S_MD |
|  | STRP | STR_P_MD |
|  |  | STR_K_P_MD |
|  |  | STR_P_S_MD |
|  | DSTR | DSTR_MD |
|  |  | DSTR_K_MD |
|  |  | DSTR_S_MD |
|  | DSTRP | DSTR_P_MD |
|  |  | DSTR_K_P_MD |
|  |  | DSTR_P_S_MD |


| Function | MELSEC Instruction MELSEC Editor | $\begin{gathered} \text { MELSEC Instruction } \\ \text { In } \\ \text { IEditor } \end{gathered}$ |
| :---: | :---: | :---: |
| Conversion of character string data into BIN 16-/32-bit binary data | VAL | VAL_MD |
|  |  | VAL_S_MD |
|  | VALP | VAL_P_MD |
|  |  | VAL_P_S_MD |
|  | DVAL | DVAL_MD |
|  |  | DVAL_S_MD |
|  | DVALP | DVAL_P_MD |
|  |  | DVAL_P_S_MD |
| Conversion of floating point data into character string data | ESTR | ESTR_M |
|  | ESTRP | ESTRP_M |
| Conversion of character string data into decimal floating point data | EVAL | EVAL_M |
|  | EVALP | EVALP_M |
| Conversion of alphanumerical character strings into ASCII code | ASC | ASC_MD |
|  |  | ASC_K_MD |
|  |  | ASC_S_MD |
|  | ASCP | ASC_P_MD |
|  |  | ASC_P_S_MD |
|  |  | ASC_K_P_MD |
| Conversion of hexadecimal ASCII values into binary values | HEX | HEX_MD |
|  |  | HEX_K_MD |
|  |  | HEX_S_MD |
|  | HEXP | HEX_P_MD |
|  |  | HEX_K_P_MD |
|  |  | HEX_P_S_MD |
| Extraction of character string data (right part of character string) | RIGHT | RIGHT_M |
|  | RIGHTP | RIGHTP_M |
| Extraction of character string data (left part of character string) | LEFT | LEFT_M |
|  | LEFTP | LEFTP_M |
| Random extraction of parts from character strings | MIDR | MIDR_M |
|  | MIDRP | MIDRP_M |
| Selecting and moving parts of character strings into a character string | MIDW | MIDW_M |
|  | MIDWP | MIDWP_M |
| Search for character strings | INSTR | INSTR_M |
|  | INSTRP | INSTRP_M |
|  | STRINS |  |
|  | STRINSP |  |
|  | STRDEL |  |
|  | STRDELP |  |
| Floating point data conversion with BCD representation | EMOD | EMOD_M |
|  | EMODP | EMODP_M |
| $B C D$ data conversion with decimal floating point format | EREXP | EREXP_M |
|  | EREXPP | EREXPP_M |

### 7.11.1 BINDA, BINDAP, DBINDA, DBINDAP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BINDA | s |  | EINDA_MD |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Binary data to be converted into ASCII format | BIN 16-/32-bit | ANY16/32 |
| d | First number of device storing the conversion result | Character <br> string | Array [1..4]/ <br> $[1.6]$ of <br> ANY16 |

## Functions Conversion of 16-/32-bit binary data into decimal values in ASCII code

 BINDA Conversion of 16-bit binary dataThe BINDA instruction converts a 16 -bit binary value specified by s into a decimal value in ASCII code and stores it in the device specified in d (Array_d[1]) through d+3 (Array_d[4]).
$\square$
1 16-bit binary data
${ }^{2}$ Digit of tenthousands in ASCII code/ sign character
${ }^{3}$ Digit of hundreds in ASCII code/ digit of thousands in ASCII code
${ }^{4}$ Digit of ones in ASCII code/ digit of tens in ASCII code
${ }^{5}$ With the relay SM701 not set
The value specified by $s$ is stored as decimal value in ASCII code beginning from d (Array_d[1]) through d+3 (Array_d[4]).


## ${ }^{1}$ Binary value

The 16-bit binary value may range from -32768 to 32767 .
The results of the conversion operations are stored in $d$ as follows:

- If the 16-bit binary value is positive, the sign character is stored as "20H".
- If the 16-bit binary value is negative, the sign character is stored as "2Dн".

The stored sign character " 20 H " replaces the preceding zeroes.
For the value 00325 for example the zeroes of the digits of tenthousands and thousands are replaced by " 20 H " so that only the actually required digits are stored.

The storage of data in the device specified by d+3 (Array_d[4]) depends on the status of the relay SM701:

- If the relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+3$ (Array_d[4]).
- If the relay is set, the value in $\mathrm{d}+3$ (Array_d[4]) remains unchanged.


## DBINDA Conversion of 32-bit binary data

The DBINDA instruction converts 32-bit binary data specified by $s$ and $s+1$ into a decimal value in ASCII code and stores it in the device specified in d (Array_d[1]) through d+5 (Array_d[6]).

${ }^{1}$ Upper 16 bits
${ }^{2}$ Lower 16 bits
${ }^{3}$ 32-bit binary data
${ }^{4}$ Sign character/ digit of billions in ASCII code
${ }^{5}$ Digit of ten millions/ digit of one hundred millions in ASCII code
${ }^{6}$ Digit of one hundred thousands/ digit of millions in ASCII code
${ }^{7}$ Digit of thousands/ digit of ten thousands in ASCII code
${ }^{8}$ Digit of tens/ digit of hundreds in ASCII code
${ }^{9} 0$ or $20 \mathrm{H} /$ digit of ones in ASCII code
${ }^{10}$ With the relay SM701 not set (0)/ with the relay SM701 set (20H)

The value specified by $s$ and $s+1$ is stored beginning from $d$ (Array_d[1]) through $d+5$ (Array_d[6]) as decimal value in ASCII code.

|  | b15------ b8b7--------b0 |  |  |
| :---: | :---: | :---: | :---: |
|  | d | 20 н | 2D н (-) |
| $s+1 \quad s$ | d+1 | 31 н (1) | 20 н |
| 2345678 | d+2 | 33 H (3) | 32 H (2) |
| 2345678 | d+3 | 35 н (5) | 34 н (4) |
|  | d+4 | 37 H (7) | 36 H (6) |
|  | d+5 | 0/20 H | 38 H (8) |

The 32-bit binary value specified by s may range from -2147483648 to 2147483647.
The results of the conversion operation are stored in d (Array_d[1]) through d+5 (Array_d[6]) as follows:

- If the binary value is positive, the sign character is stored as " 20 H ".
- If the binary value is negative, the sign character is stored as "2Dн".

The stored sign character " 20 H " replaces the preceding zeroes.
For the value 0012034560 for example the zeroes of the digits of billions and hundred millions are replaced by " 20 H " so that only the actually required digits are stored.
The storage of data in the upper 8 bits of the device specified by $d+5$ (Array_d[6]) depends on the status of the relay SM701:

- If this relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+5$ (Array_d[6]).
- If this relay is set, a space character $(20 \mathrm{H})$ is stored in the area d+5 (Array_d[6).

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

Program
Example 1
BINDAP
The following program outputs the value of the 16-bit binary data in W0 as decimal value in ASCII code via the BINDAP instruction. The PR instruction outputs the characters at Y40 through Y48.


[^58]
## Program

## Example 2

DBINDAP
The following program outputs the value of the 32-bit binary data in W10 and W11 as decimal value in ASCII code via the DBINDAP instruction. The PR instruction outputs the characters at Y40 through Y48.

${ }^{1}$ Output
${ }^{2}$ Binary value

NOTE
These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.2 BINHA, BINHAP, DBINHA, DBINHAP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Binary data to be converted into ASCII format | BIN 16-/32-bit | ANY16/32 |
| d | First number of device storing the conversion result | Character <br> string | Array [1..3]/ <br> [1..5] of <br> ANY16 |

## Functions Conversion of 16-/32-bit binary data into hexadecimal values in ASCII code

 BINHA Conversion of 16-bit binary dataThe BINHA instruction converts 16-bit binary data specified by s into a hexadecimal value in ASCII code and stores it in the devices specified by d (Array_d[1]) through d+2 (Array_d[3]).

${ }^{1} 16$-bit binary data
${ }^{2}$ ASCII code of the 3rd digit/ ASCII code of the 4th digit
${ }^{3}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit
${ }^{4}$ With the relay SM701 not set

The value specified by s is stored in ASCII code in d (Array_d[1]) through d+2 (Array_d[3]).

${ }^{1}$ 16-bit binary data
${ }^{2}$ With the relay SM701 not set

The 16-bit binary data specified by s may range from OH to FFFFh.
The conversion result is stored as 4-digit hexadecimal value in d (Array_d[1]) through d+2 (Array_d[3]).

If one of the digits is 0 , this digit is processed as value 0 (zeroes are not suppressed).
The storage of the data in the device specified by d+2 (Array_d[3]) depends on the status of the relay SM701 as follows:

- If this relay is not set, a zero " 00 H " is stored in the area d+2 (Array_d[3]).
- If this relay is set, the value in $\mathrm{d}+2$ (Array_d[3]) remains unchanged.


## DBINHA Conversion of 32-bit binary data

The DBINHA instruction converts 32-bit binary data specified by s and s+1 into a hexadecimal value in ASCII code and stores it in the devices specified by $d$ (Array_d[1]) through $d+4$ (Array_d[5]).


[^59]The value "03AC625Eн" specified in $s$ and $s+1$ is stored in d as follows:
$\square$
${ }^{1}$ BIN 32-bit data

The 32-bit binary value specified by s and s+1 may range from $\mathrm{OH}_{\mathrm{H}}$ to FFFFFFFFFH.
The conversion result is stored as 8-digit hexadecimal value in d (Array_d[1]) through $d+4$ (Array_d[5]).
If one of the digits is 0 , this digit is processed as value 0 (zeroes are not suppressed).
The storage of the data in the device specified by d+4 (Array_d[5]) depends on the status of the relay SM701 as follows:

- If this relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+4$ (Array_d[5]).
- If this relay is set, the value in d+4 (Array_d[5]) remains unchanged.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program

## Example 1

## BINHAP

The following program outputs the value of the 16 -bit binary data in W0 as decimal value in ASCII code via the BINHAP instruction. The PR instruction outputs the characters at Y40 through Y48.


[^60]
## Program

## Example 2

DBINHAP

The following program outputs the value of the 32-bit binary data in W10 and W11 via the DBINHAP instruction as decimal value in ASCII code. The PR instruction outputs the characters at Y40 through Y48.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> RST <br> D日INHAP <br> LD <br> PR <br> 1 |  |  |  |  |
|  |  |  |  |  |  |
| b15---------b8b7-----------b0 |  |  |  |  |  |
| W11 W10 |  |  | 42 н (B) | 37 н (7) |  |
|  |  |  | 43 н (C) | 33 H (3) | PR |
| $7 \mathrm{~B} 3 \mathrm{C} 581 \mathrm{~F}_{\mathrm{H}}$ |  |  | 38 н (8) | 35 н (5) | $\square \mathrm{Y} 40-\mathrm{Y} 48$ |
|  |  |  | 46 н (F) | 31 н (1) |  |
| 1 |  |  | 00 н |  |  |

${ }^{1}$ Output
${ }^{2}$ Binary value

NOTE
These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.3 BCDDA, BCDDAP, DBCDDA, DBCDDAP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | BCDDA | s |  | BCDDA_MD s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | BCD data to be converted into ASCII format | Word | ANY16/32 |
| d | Flrst number of device storing the conversion result | Character <br> string | Array [1..3]/ <br> $[1 . .5]$ of <br> ANY16 |

## Functions Conversion of 4-/ 8-digit BCD data into ASCII code

## BCDDA Conversion of 4-digit BCD data

The BCDDA instruction converts 4-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d (Array_d[1]) through d+2 (Array_d[3]).

${ }^{1}$ Digit of thousands
${ }^{2}$ Digit of hundreds
${ }^{3}$ Digit of tens
${ }^{4}$ Digit of ones
${ }^{5}$ With the relay SM701 not set
${ }^{6}$ ASCII code of the 3rd digit/ ASCII code of the 4th digit
${ }^{7}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit

The value 9105 specified in s is stored in d as follows:


The BCD value specified in s may range from 0 to 9999.
The conversion result is stored in d (Array_d[1]) through d+2 (Array_d[3]).
If one of the digits is 0 , this digit is processed as " 30 H " (zeroes are not suppressed).
The storage of the data in the device specified by d+2 (Array_d[3]) depends on the status of the relay SM701 as follows:

- If this relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+2$ (Array_d[3]).
- If this relay is set, the value in $d+2$ (Array_d[3]) remains unchanged.


## DBCDDA Conversion of 8-digit BCD data

The DBCDDA instruction converts 8 -digit BCD data specified by $s$ and $s+1$ into the ASCII format and stores it in the devices specified by d (Array_d[1]) through d+4 (Array_d[5]).

${ }^{1}$ Digit of ten millions
${ }^{2}$ Digit of millions
${ }^{3}$ Digits of hundred thousands
${ }^{4}$ Digit of ten thousands
${ }^{5}$ Digit of thousands
${ }^{6}$ Digit of hundreds
${ }^{7}$ Digit of tens
${ }^{8}$ Digit of ones
${ }^{9}$ ASCII code of the 7th digit/ ASCII code of the 8th digit
${ }^{10} \mathrm{ASCII}$ code of the 5th digit/ ASCII code of the 6th digit
${ }^{11} \mathrm{ASCII}$ code of the 3rd digit/ ASCII code of the 4th digit
${ }^{12}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit
${ }^{13}$ With the relay SM701 not set

The value 01234056 specified in s and $s+1$ is stored in d as follows:


The BCD value specified by s and $\mathrm{s}+1$ may range from 0 to 99999999.
The conversion result is stored in d (Array_d[1]) through d+4 (Array_d[5]).
If one of the digits is 0 , this digit is processed as "30H" (zeroes are not suppressed).
The storage of the data in the device specified by $d+4$ (Array_d[5]) depends on the status of the relay SM701:

- If this relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+4$ (Array_d[5]).
- If this relay is set, the value in d+4 (Array_d[5]) remains unchanged.


## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The BCD data in s exceed the range of 0 to 9999 during the execution of the BCDDA instruction.
(Error code 4100)
- The BCD data in s exceed the range of 0 to 99999999 during the execution of the DBCDDA instruction.
(Error code 4100)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

Program

BCDDAP
The following program outputs the value of the 4-digit BCD data in W0 as decimal value in ASCII code via the BCDDAP instruction. The PR instruction outputs the characters at Y40 through Y48.


## Program

## Example 2

DBCDDAP
The following program outputs the value of the 8-digit BCD data in W10 and W11 as decimal value in ASCII code via the PR instruction. The PR instruction outputs the characters at Y40 through Y48.


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.4 DABIN, DABINP, DDABIN, DDABINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DABIN |  |  | DABIN_MD | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Storage area storing the ASCII data to be converted | Character <br> string | Array [1..3]/ <br> [1..6] of <br> ANY16 |
| d | Storage area storing the conversion result | BIN 16-/32-bit | ANY16/32 |

## Functions Conversion of decimal ASCII data into BIN 16-/32-bit binary data

DABIN Conversion of BIN 16-bit binary data
The DABIN instruction converts the decimal ASCII data specified in the area s (Array_s[1]) through s+2 (Array_s[3]) into the BIN 16-bit format and stores it in the devices specified by d.

${ }^{1}$ ASCII code of the digit of ten thousands/ sign character
${ }^{2}$ ASCII code of the digit of hundreds/ ASCII code of the digit of thousands
${ }^{3}$ ASCII code of the digit of ones/ ASCII code of the digit of tens
${ }^{4}$ BIN 16-bit binary data

The value specified in the area s (Array_s[1]) through s+2 (Array_s[3]) is stored in d as -25018 as follows:


The ASCII value specified by s (Array_s[1]) through s+2 (Array_s[3]) may range from -32768 to 32767.

The sign character is stored as " 20 H " if the binary value is positive. For a negative result the sign character "2Dн" is stored.

Each stored digit of the ASCII code may range from " 30 н" to " 39 н".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value " 30 н".

DDABIN Conversion into BIN 32-bit data
The DDABIN instruction converts the decimal ASCII data specified in the area s (Array_s[1]) through s+5 (Array_s[6]) into the BIN 32-bit format and stores it in the devices specified by d and $\mathrm{d}+1$.

${ }^{1}$ BIN 32-bit binary data
${ }^{2}$ Lower 16-bit
${ }^{3}$ Upper 16-bit
${ }^{4}$ ASCII code of the digit of billions / sign character
${ }^{5}$ ASCII code of the digit of ten millions / ASCII code of the digit of hundred millions
${ }^{6}$ ASCII code of the digit of hundred thousands / ASCII code of the digit of millions
${ }^{7}$ ASCII code of the digit of thousands / ASCII code of the digit of ten thousands
${ }^{8}$ ASCII code of the digit of tens / ASCII code of the digit of hundreds
${ }^{9}$ Is ignored / ASCII code of the digit of tens

The value specified in the area s (Array_s[1]) through s+5 (Array_s[6]) is stored in d as -1234543210 as follows:


The ASCII value specified in s (Array_s[1]) through s+5 (Array_s[6]) may range from -2147483648 to 2147483647.

The sign character is stored as " 20 H " if the binary value is positive. For a negative result the sign character "2Dн" is stored.

Each stored digit of the ASCII code may range from "30н" to "39н".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value " 30 H ".

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The sign character stored in the lower 16 bits of the device s (Array_s[1]) contains a value different from " 30 H " to " 39 H , " 20 H " or " 00 H ".
(Error code 4100)
- The ASCII code stored in the area s (Array_s[1]) through s+5 (Array_s[6]) contains values different from " 30 H " to " 39 H , " 20 H " to " 00 H ".
(Error code 4100)
- The ASCII code stored in the area s (Array_s[1]) through s+5 (Array_s[6]) exceeds the following range of values:
For the DABIN instruction -32768 to 32767
For the DDABIN instruction $\quad-2147483648$ to 2147483647.
(Error code 4100)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program

Example 1
DABINP
The following program converts the five-digit decimal ASCII value in D20 (var_D20 Array [0])
through D22 (var_D20 Array [2]) into a binary value and stores it in D0.


[^61]
## Program

## Example 2

DDABINP
The following program converts the ten-digit decimal ASCII value in D20 (var_D20 Array [0]) through D25 (var_D20 Array [5]) into a binary value and stores it in D10 and D11.

${ }^{1}$ Is read as +0003968370
${ }^{2}$ Binary value

NOTE
These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.5 HABIN, HABINP, DHABIN, DHABINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | HABIN | s |  | HABIN_MD s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Storage area storing the ASCII data to be converted | Character <br> string | ANY32/Array <br> [1..4] of <br> ANY16 |
| d | Storage area storing the conversion result | BIN 16-/32-bit | ANY16/32 |

## Functions Conversion of hexadecimal ASCII data into BIN 16-/32-bit binary data HABIN Conversion into BIN 16-bit data

The HABIN instruction converts the hexadecimal ASCII data in the device specified by s and $\mathrm{s}+1$ into the BIN 16-bit binary format and stores it in the devices specified by d .

${ }^{1}$ ASCII code for the 3rd digit/ ASCII code for the 4th digit
${ }^{2}$ ASCII code for the 1st digit/ ASCII code for the 2nd digit
${ }^{3}$ BIN 16-bit binary data

The value " 5 A8Dh" specified in $s$ through $s+1$ is stored in d after being processed as follows:


The ASCII value specifed in sthrough s+1 may range from 0000н to FFFFH.
Each stored digit of the ASCII code may range from "30н" to "39н" and from "41н" to "46н".

## DHABIN Conversion into BIN 32-bit data

The DHABIN instruction converts the hexadecimal ASCII data specified in the area s (Array_s[1]) through s+3 (Array_s[4]) into the BIN 32-bit format and stores it in the devices specified by d and d+1.

${ }^{1}$ ASCII code of the 7th digit / ASCII code of the 8th digit
${ }^{2}$ ASCII code of the 5th digit / ASCII code of the 6th digit
${ }^{3}$ ASCII code of the 3rd digit / ASCII code of the 4th digit
${ }^{4}$ ASCII code of the 1st digit / ASCII code of the 2nd digit
${ }^{5}$ Upper 16 bits
${ }^{6}$ Lower 16 bits
${ }^{7}$ BIN 32-bit binary data

The value "5CB807E1" specified in s (Array_s[1]) through s+3 (Array_s[4]) is stored in d and $\mathrm{d}+1$ after being processed as follows:


The ASCII value specified in s (Array_s[1]) through s+3 (Array_s[4]) may range from 00000000 H and FFFFFFFFFH.

Each stored digit of the ASCII code may range from " 30 H " to " 39 H " and from " 41 H " to " 46 H ".

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The ASCII code stored in the area s (Array_s[1]) through s+3 (Array_s[4]) exceeds the relevant range of " 30 H " to " 39 H " and from " 41 H " to " 46 H ".
(Error code 4100)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program

## Example 1

HABINP
The following program converts the 4-digit ASCII value in D20 (var_D20 Array [0]) through D21 (var_D20 Array [1]) into a binary value and stores it in D0.


## Program

## Example 2

DHABINP
The following program converts the 8-digit ASCII value in D20 (var_D20 Array [0]) through D23 (var_D20 Array [3]) into a binary value and stores it in D10 and D11.


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.6 DABCD, DABCDP, DDABCD, DDABCDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  | $\bigcirc$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DABCD |  |  DABCD_MD <br> -ENO  <br> -s ENO | DABCD_MD |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | ASCII data to be converted or first number of the devices where the <br> ASCII data is stored | Character <br> string | ANY32/ <br> Array [1..4] of <br> ANY16 |
| d | Storage area storing the conversion result | $4-/ 8-$ digit <br> BCD data | ANY16/ 32 |

## Functions Conversion of decimal ASCII data into 4-/8-digit BCD data

DABCD Conversion into 4-digit BCD data
The DABCD instruction converts the decimal ASCII data in $s$ and $s+1$ into the 4-digit BCD data format and stores it in the devices specified by d.

${ }^{1}$ ASCII code of the digit of hundreds / ASCII code of the digit of thousands
${ }^{2}$ ASCII code of the digit of ones / ASCII code of the digit of tens
${ }^{3}$ Digit of thousands
${ }^{4}$ Digit of hundreds
${ }^{5}$ Digit of tens
${ }^{6}$ Digit of ones

The value 8765 specified in $s$ and $s+1$ is stored in $d$ as follows:


The ASCII value specified in s through s+1 may range from 0 to 9999.
Each stored digit of the ASCII code may range from " 30 H " to " 39 H ".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value " 30 н".

## DDABCD Conversion into 8-digit BCD data

The DDABCD instruction converts the ASCII data specified in the area s (Array_s[1]) through $s+3$ (Array_s[4]) into the 8-digit BCD format and stores it in the devices specified in $d$ and $d+1$.

${ }^{1}$ ASCII code of the digit of millions / ASCII code of the digit of ten millions
${ }^{2}$ ASCII code of the digit of ten thousands / ASCII code of the digit of hundred thousands
${ }^{3}$ ASCII code of the digit of hundreds / ASCII code of the digit of thousands
${ }^{4}$ ASCII code of the digit of ones / ASCII code of the digit of tens
${ }^{5}$ Digit of ten millions
${ }^{6}$ Digit of millions
${ }^{7}$ Digit of hundred thousands
${ }^{8}$ Digit of ten thousands
${ }^{9}$ Digit of thousands
${ }^{10}$ Digit of hundreds
${ }^{11}$ Digit of tens
${ }^{12}$ Digit of ones

The value 87654321 specified in s (Array_s[1]) through s+3 (Array_s[4]) is stored in $d$ and $d+1$ as follows:


The ASCII value specified in s (Array_s[1]) through s+3 (Array_s[4]) may range from 0 to 99999999.

Each stored digit of the ASCII code may range from "30н" to "39н".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value " 30 н".

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- There are characters within the data at s (Array_s[1]) to s+3 (Array_s[4]) that are outside the range from " 30 H " to " 39 H ".
(Error code 4100)
- The device specified by $d$ exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program

Example 1
DABCDP
The following program converts the ASCII value in D20 (var_D20 Array [0]) through D21 (var_D20 Array [1]) into a 4-digit BCD value and outputs it at Y40 through Y4F.

| MELSEC Instruction List |  |  |  | Ladder Diagram | IEC Instruction List |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD ${ }_{\text {DABCDP }}$ | $\begin{aligned} & \text { SM400 } \\ & \text { D20 } \\ & \text { K4Y40 } \end{aligned}$ |  |  |  |  | LD <br> DABCD_P_M | $\begin{aligned} & \text { SM400 } \\ & \text { var_D20 , K4 } 440 \end{aligned}$ |

## Program

## Example 2

## DDABCDP

The following program converts the ASCII value in D20 (var_D20 [0]) through D23 (var_D20 [3]) into an 8-digit BCD value, stores the result in D10 and D11, and outputs it at Y40 through Y5F.


### 7.11.7 COMRD, COMRDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of device storing comment data to be read | Device <br> number | ANY16 |
| d | First number of device to store read comment data | Character <br> string | Array [1..8] of <br> ANY16 |

## Functions Reading device comment data

## COMRD Read instruction

The COMRD instruction reads comment data from the device specified by $s$ and stores it as ASCII code in the area d (Array_d[1]) through d+7 (Array_d[8]).

${ }^{1}$ Comment data
${ }^{2}$ ASCII code of the 2nd character / ASCII code of the 1st character
${ }^{3}$ ASCII code of the 4th character / ASCII code of the 3rd character
${ }^{4}$ ASCII code of the 6th character / ASCII code of the 5th character
${ }^{5}$ ASCII code of the 8th character / ASCII code of the 7th character
${ }^{6}$ ASCII code of the 30th character / ASCII code of the 29th character
${ }^{7}$ ASCII code of the 32th character / ASCII code of the 31th character
${ }^{8}$ Stores at maximum 32 characters.

For example, the comment data stored in s with the character string "NO. 1 LINE START" will be stored from d (Array_d[1]) on, as follows:

|  | b15-------b7b8--------- b0 |  |  |
| :---: | :---: | :---: | :---: |
|  | d | F H(0) | 4E $\mathrm{H}^{(N)}$ |
|  | d+1 | $31_{\mathrm{H}}(1)$ | 2Eн (.) |
|  | d+2 | $4 \mathrm{C}_{\mathrm{H}}(\mathrm{L})$ | 20 H |
| NO.1 $1_{\mu}$ LINE $_{\nu}$ START | d+3 | 4E ${ }_{\text {H }}(\mathrm{N})$ | 49 ${ }_{\text {H }}$ (I) |
|  | d+4 | $20_{\text {H }}$ | 45 ${ }^{\text {(E) }}$ |
|  | d+5 | 54 н (T) | 53 ${ }_{\text {H }}$ (S) |
|  | d+6 | 52 H (R) | 41\% (A) |
|  | d+7 | $00_{\mathrm{H}}$ | 54 н (T) |

The address area of the devices specified by s must be located within the address area for comment data.

If no comment is specified by s, the characters are converted into blank characters.
A comment must not exceed the maximum length of 32 characters.
The content of the byte following the last character depends on the status of the special relay SM701 as follows:

- If SM701 is not set, a zero is stored
- If SM701 is set, no changes are made.

SM720 is set for one scan after the execution of the COMRD instruction has been finished. SM721 is ON during the execution of the COMRD instruction. If SM721 is already set, when the COMRD instruction is started, no processing will be performed.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The comment is not registered to the device number specified by $s$.
(Error code 4100)
- The device number specified by d is not a word device.
(Error code 4101)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

NOTE The device comment used in the $\operatorname{COMRD}(P)$ instruction uses a comment file stored in a memory card and the standard ROM. Comment files stored in the program memory cannot be used.
Set the comment file used for the COMRD $(P)$ instruction in "PLC file setting" in the PLC parameter dialog box. If the comment file to be used is not set in the PLC file setting, device comments cannot be output with the COMRD $(P)$ instruction.
When a comment file is set in the "PLC File" tab of the PLC Parameter dialog box, but the file does not exist at power-on or reset, "FILESET ERROR" (error code: 2400) will occur.
The $\operatorname{COMRD}(P)$ instruction cannot be executed during the interrupt program. No operation if executed.

The processing of the COMRD $(P)$ completes after several scans.
Two or more file comments cannot be accessed simultaneously.
The starting signal (command) of the COMRD $(P)$ instruction is disabled when it is turned ON before an other COMRD $(P)$ instruction is completed (while SM721 is ON). Execute the COMRD $(P) / P R C$ instruction when SM721 is OFF.

The following instructions cannot be executed simultaneously because they use SM721 in common:

| Instruction | ON during <br> execution | ON for one scan after the executi- <br> on of the instruction is complete | ON after the execution of the instruction is <br> complete with error |
| :--- | :--- | :--- | :--- |
| SP.FREAD <br> SP.FWRITE | SM721 | Bit designated by instruction | Bit designated by instruction + next Bit |
|  |  | SM720 | - |

For the LCPU, when a comment file stored on an SD memory card is used, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

## Program <br> Example

COMRDP
With leading edge from X1C, the following program stores a comment specified in D100, as ASCII code in W0 (var_W0 Array [0]) through W7 (var_W0 Array [7]).


NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.8 LEN, LENP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

Devices


GX IEC Developer


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Character string or first number of device storing a character string of which the <br> length is to be detected | Character string |
| d | Address area storing the detected length of the character string | BIN 16-bit |

## Functions Detecting the length of character strings

## LEN Length detection

The length instruction detects the length of a character string specified in s and stores the result in the device specified by d .


1 2nd character / 1st character
${ }^{2}$ 4th character / 3rd character
${ }^{3} 6$ th character / 5th character
${ }^{4}$ nth character
${ }^{5}$ End of character string
${ }^{6}$ Length of character string

For example, the character string "ABCDEFGHI" stored in s is stored in d as "9" as follows:

The character string stored in s is being processed until the character code " 00 H " is read.
The result is stored in d .

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The character code " 00 H " is missing in the last byte in s .
(Error code 4101)


## Program Example

LENP
The following program processes the character string stored in DO, detects its length and outputs the character string as 4-digit BCD data at Y40 through Y4F.

| MELSEC Instruction List |
| ---: | :--- |

${ }^{1}$ Characters following the character code " OOH " are omitted (only the length of the character string "MITSUBISHI" is detected)

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.9 STR, STRP, DSTR, DSTRP

## CPU


${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices



GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | STR_MD | $s 1, s 2 . d$ |

## GX Works2



## Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | First number of device storing the number of digits of the numerical <br> value to be converted | BIN 16-bit | ANY32 |
| s2 | Binary data to be converted | BIN 16-/32-bit | ANY16/32 |
| d | First number of device storing the converted character string | Character <br> string | Array [1..5]/ <br> $[1 . .6]$ of <br> ANY16 |

## Functions Conversion of BIN 16-/32-bit binary data into character strings

## STR Conversion of BIN 16-bit binary data

The STR instruction adds a decimal point to the BIN 16-bit binary value in the device specified by s2 to the digit specified by the devices s1 and (s1)+1, converts the data into a character string, and stores it in the area of the devices specified by d (Array_d[1]) through $d+4$ (Array_d[5]).

${ }^{1}$ Total of all digits
${ }^{2}$ Decimal places
${ }^{3}$ Sign
${ }^{4}$ Binary value
${ }^{5}$ End of character string indication, automatically placed.
${ }^{6}$ ASCII code for the (total number of digits -1 )th digit / ASCII code of the sign
${ }^{7}$ ASCII code for the (total number of digits -3)th digit / ASCII code for the (total number of digits -2)th digit
${ }^{8}$ ASCII code for the (total number of digits -5)th digit / ASCII code for the (total number of digits -4)th digit
${ }^{9}$ ASCII code for the (total number of digits -7)th digit / ASCII code for the (total number of digits -6)th digit
${ }^{10}$ Total of all digits


The number of digits that can be stored in the device specified by s1 ranges from 2 to 8 .
The number of decimal places that can be stored in the devices specified by ( s 1 ) +1 ranges from 0 to 5 and must not exceed the number of digits minus 3 .

The BIN 16-bit data that can be stored in the device specified by s2 must range from -32768 to 32767.

After the conversion into a character string, the string is stored in the devices specified by d (Array_d[1]) through d+4 (Array_d[5]) as follows:

- A positive sign of the binary data is stored as ASCII character " 20 H " (blank).
- A negative sign of the binary data is stored as ASCII character "2DH" ("minus"- character).

If the number of decimal places is greater than zero, the decimal point "2Ен" (.) is placed automatically before the first digit specified.


If the number of decimal places equals zero, the decimal point character "2DH" (.) is not placed. If the number of decimal places is greater than the number of digits of the binary value, the missing digits are replaced by zeroes, the binary value is shifted to the right, and the decimal point is placed accordingly ( $0 . \square \square \square \square \square$ ).


If the number of digits, sign and decimal point included, is greater than the number of digits in the binary value, the missing digits between sign and numerical value are replaced by " 20 H " (blanks) automatically.


At the end of the converted character string the character code " 00 H " is stored automatically.

## DSTR Conversion of BIN 32-bit data

The DSTR instruction adds a decimal point to the BIN 32-bit binary value in the device specified by s2 and (s2)+1 to the digit specified by the devices s1 and (s1)+1, converts the data into a character string, and stores it in the area of the devices specified by d (Array_d[1]) through d+5 (Array_d[6]).

${ }^{1}$ Total of all digits
${ }^{2}$ Decimal places
${ }^{3}$ Sign
${ }^{4}$ Upper 16 Bit
${ }^{5}$ Lower 16 Bit
${ }^{6}$ Binary value
${ }^{7}$ End of character string indication, automatically placed.
${ }^{8}$ ASCII code for the (total number of digits -1)th digit / ASCII code of the sign
${ }^{9}$ ASCII code for the (total number of digits -3)th digit / ASCII code for the (total number of digits -2)th digit ${ }^{10}$ ASCII code for the (total number of digits -5)th digit / ASCII code for the (total number of digits -4)th digit ${ }^{11}$ ASCII code for the (total number of digits -7)th digit / ASCII code for the (total number of digits -6)th digit ${ }^{12}$ ASCII code for the (total number of digits -9)th digit / ASCII code for the (total number of digits -8)th digit ${ }^{13}$ End of character string indication / ASCII code for the (total number of digits -10)th digit
${ }^{14}$ Total of all digits


The number of digits that can be stored in the device specified by s1 ranges from 2 to 13.
The number of decimal places that can be stored in the devices specified by ( s 1 ) +1 ranges from 0 to 10 and must not exceed the number of digits minus 3 .

The BIN 32-bit data that can be stored in the device specified by s2 and (s2)+1 must range from -2147483648 and 32147483647.

After the conversion into a character string, the string is stored in the devices specified by d (Array_d[1]) to d+5 (Array_d[6]) as follows:

- A positive sign of the binary data is stored as ASCII character "20н" (blank).
- A negative sign of the binary data is stored as ASCII character "2Dн" ("minus"- character). If the number of decimal places is greater than zero, the decimal point "2Eн" (.) is placed automatically before the first digit specified.


If the number of decimal places equals zero, the decimal point character "2Dн" (.) is not placed.
If the number of decimal places is greater than the number of digits of the binary value, the missing digits are replaced by zeroes, the binary value is shifted to the right, and the decimal point is placed accordingly ( $0 . \square \square \square \square$ ).


If the number of digits, sign and decimal point included, is greater than the number of digits in the binary value, the missing digits between sign and numerical value are replaced by " 20 H " (blanks) automatically.


At the end of the converted character string the character code " 00 H " is stored automatically.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of digits stored in s1 exceeds the range of values specified below:
(Error code 4100)
Range of values for the STR instruction:........ 2 to 8
Range of values for the DSTR instruction: ..... 2 to 13
- The number of decimal places stored in (s1)+1 exceeds the range of values specified below: (Error code 4100)
Range of values for the STR instruction: 0 to 5
Range of values for the DSTR instruction: ..... 0 to 10
- The values stored in s 1 and ( s 1 )+1 do not correspond to the following relation:

The total of all digits minus 3 is greater than or equal to the number of decimal places.
(Error code 4100)

- The number of digits stored in $s 1$ and ( s 1 )+1 is less than the digits of the binary values in s2 and (s2)+1.
(Error code 4100)
- The area storing the character string specified from d (Array_d[1]) onwards exceeds the relevant device range.
(Error code 4100)


## Program

Example 1

STRP
With leading edge from X0, the following program converts the binary value specified by D10 corresponding to the number of digits specified in D0 and D1. The result is stored in the area from D20 (var_D20 Array [1]) through D23 (var_D20 Array [4]).


## Program

## Example 2

DSTRP
With leading edge from X0, the following program converts the binary value specified in D10 and D11corresponding to the number of digits specified in D0 and D1. The result is stored in the area from D20 (var_D20 Array [1]) through D26 (var_D20 Array [7]).


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.10 VAL, VALP, DVAL, DVALP

## CPU


${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.
Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct |  | Special <br> Function Module <br> U $\square$ G $\square$ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | Constant \$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| S | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | $\bigcirc$ | - |
| d1 | $\bigcirc$ |  | $\bigcirc$ | - | - | - | - | - | - |
| d2 | $\bigcirc$ |  | - | $\bigcirc$ | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Inst | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} 1 \\ & \mathrm{~d} 2 \end{aligned}$ |  | VAL_M | s.d1.d2 |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  | s | Character string or first number of device storing the character string <br> of the binary data to be converted | Character <br> string |
| d1 | Array [1..5]/ <br> [1..7] of <br> ANY16 |  |  |
| d2 | First number of device storing the number of digits of the binary data <br> after conversion | BIN 16-bit | ANY32 |
|  | Initial number of device storing the converted binary data | BIN 16-/32-bit | ANY16/32 |

## Functions Conversion of character strings into BIN 16-/32-bit binary data

## VAL Conversion into BIN 16-bit binary data

The VAL instruction converts the character strings stored in the area s (Array_s[1]) through s+4 (Array_s[5]) into BIN 16-bit data. The number of digits and the binary value are stored in d1, (d1) +1 , and d2.

For the conversion into the BIN 16-bit data format all data in the area s (Array_s[1]) through $\mathrm{s}+4$ (Array_s[5]) is recognized as character string up to the character code " 00 H ".

${ }^{1}$ ASCII code for the 1st character / ASCII code for the sign
${ }^{2}$ ASCII code for the 3rd character / ASCII code for the 2nd character
${ }^{3}$ ASCII code for the 5th character / ASCII code for the 4th character
${ }^{4}$ ASCII code for the 7th character / ASCII code for the 6th character
${ }^{5}$ Indicates the end of the character string
${ }^{6}$ Sign character
7 1st character
${ }^{8}$ 2nd character
${ }^{9} 7$ th character
${ }^{10}$ Total of all digits
${ }^{11}$ Number of decimal places
${ }^{12}$ Integer value, the decimal point is not processed
${ }^{13}$ BIN 16-bit

The character string "-123.45" in the area s (Array_s[1]) through s+4 (Array_s[5]) is to be converted. The result will be stored in d1, (d1)+1 and d2 as follows:


The number of all characters stored in s (Array_s[1]) through s+4 (Array_s[5]) may range from 2 to 8.

The number of possible decimal places stored in the area s (Array_s[1]) through s+4 (Array_s[5]) may range from 0 to 5 . In general the number of decimal places must not exceed the total of all digits minus 3 .

The numerical value of a character string to be converted with the decimal point ignored must range from -32768 to 32767 . The numerical value of the ASCII character string with the sign character and decimal point ignored must range from " 30 н" to " 39 н".

A positive sign of the binary data is stored as ASCII character "20н" (blank).
A negative sign of the binary data is stored as ASCII character "2Dн" ("minus"- character).
The ASCII character "2Ен" is stored as decimal point.
The total of all digits stored in $\mathrm{d} 1,(\mathrm{~d} 1)+1$, and d 2 contains all characters that represent the numerical value as well as the sign character d1 and the decimal places (d1)+1.

In the binary data stored in d2 after the conversion the decimal point is ignored.
If the characters "20н" (blank) or "30н" (zero) are stored between character sign and first numerical value, these are ignored for the conversion.


[^62]
## DVAL Conversion into BIN 32-bit data

The DVAL instruction converts the character strings stored in s (Array_s[1]) through s+6 (Array_s[7]) into BIN 32-bit data. The number of digits and the binary value are stored in d1, (d1) +1 , d2 and (d2)+1.
For the conversion into the BIN 32-bit binary format all data in the area s (Array_s[1]) through s+6 (Array_s[7]) up to the character code " 00 H " are recognized as character string.

${ }^{1}$ ASCII code for the 1st character / ASCII code for the sign character
${ }^{2}$ ASCII code for the 3rd character / ASCII code for the 2nd character
${ }^{3}$ ASCII code for the 5th character / ASCII code for the 4th character
${ }^{4}$ ASCII code for the 7th character / ASCII code for the 6th character
${ }^{5}$ ASCII code for the 9th character / ASCII code for the 8th character
${ }^{6}$ ASCII code for the 11th character / ASCII code for the 10th character
${ }^{7}$ ASCII code for the zero character / ASCII code for the 12th character
${ }^{8}$ Indicates the end of the character string
${ }^{9}$ Sign character
${ }^{10} 1$ st character
${ }^{11} 2$ nd character
${ }^{12} 12$ th character
${ }^{13}$ Total of all digits
${ }^{14}$ Number of decimal places
${ }^{15}$ Integer value, the decimal point is not processed
${ }^{16}$ BIN 32-bit


The total of all characters stored in s (Array_s[1]) through s+6 (Array_s[7]) may range from 2 to 13 .

The number of possible decimal places stored in the area s (Array_s[1]) through s+6 (Array_s[7]) may range from 0 to 10. In general the number of decimal places must not exceed the total of all digits minus 3 .

The numerical value of a character string to be converted with the decimal point ignored must range from -2147483648 to 2147483647 . The numerical value of the ASCII character string with the sign character and decimal point ignored must range from " 30 H " to " 39 H ".

A positive sign of the binary data is stored as ASCII character "20H" (blank).
A negative sign of the binary data is stored as ASCII character "2Dн" ("minus"- character).
The ASCII character "2Ен" is stored as decimal point.
The total of all digits stored in d1, (d1)+1, d2, and (d2)+1 contains all characters that represent the numerical value as well as the sign character d 1 and the decimal places (d1)+1.

In the binary data stored in d2 and (d2)+1 after the conversion the decimal point is ignored.
If the characters " 20 H " (blank) or " 30 H " (zero) are stored between character sign and first numerical value, these are ignored for the conversion.

${ }^{1}$ These characters are not processed
${ }^{2}$ Total of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ BIN 32-bit binary value

${ }^{1}$ Sign character
${ }^{2}$ These characters are not processed
${ }^{3}$ Total of all digits
${ }^{4}$ Number of decimal places
${ }^{5}$ BIN 32-bit binary value

## Operation

 ErrorsIn the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The total of all digits stored from s (Array_s[1]) onwards exceeds the range of values from 2 to 8 (VAL) or 2 to 13 (DVAL) respectively. (Error code 4101)
- The number of decimal places stored in (d1)+1 exceeds the range of values from 0 to 5 (VAL) or 0 to 10 (DVAL) respectively. (Error code 4100)
- The total of all digits minus 3 is greater than or equal to the number of decimal places. (Error code 4100)
- An ASCII code other than "20H" or "2DH" were stored for the character sign. (Error code 4100).
- An ASCII code other than from " 30 н" to " 39 н", or "2Ен" were stored as a digit for one of the individual numbers. (Error code 4100)
- More than one decimal point is stored in one value. (Error code 4100)
- The binary value exceeds the range of values from -32768 to 32767 (VAL) or -2147483648 to 2147483647 (DVAL) after the conversion. (Error code 4100)
- The ASCII character " 00 H " is placed to the wrong digit. (Error code 4100)


## Program

## Example 1

## Program

## Example 2

VALP
With leading edge from $\mathrm{X0}$, the following program converts the character string stored in the area D20 (var_ D20 Array [1]) through D23 (var_ D20 Array [4]) into an integer value, converts this value into a BIN 16-bit binary value, and stores it in D0.


DVALP
With leading edge from $\mathrm{X0}$, the following program converts the character string stored in the area D20 (var_ D20 Array [1]) through D24 (var_ D20 Array [5]) into an integer value, converts this value into a BIN 32-bit value, and stores it in D0 and D1.


## NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.11 ESTR, ESTRP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Available only in multiple Universal model QCPU and LCPU

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s1 s2 d1 |  | ESTR_M | s1.s2.d1 |

## GX Works2



Variables

| Set Data | Meaning | Data type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Floating point data to be converted or initial number of device storing <br> such data | Real number | Real number |
| s2 | First number of device storing the data format of the numeric data to <br> be converted | BIN 16-bit | Array [1..3] of <br> ANY16 |
| d | First number of device storing the converted data | Character <br> string | Character <br> string |

## Functions Conversion of floating point data into character string data

## ESTR Conversion of floating point data

The ESTR instruction converts the floating point data (real numbers) in $s 1$ and ( $s$ 1)+1 into character string data. The data format of the character string is specified in s2 (Array_s2[1]) through (s2)+2 (Array_s2[3]). The result is stored from d onwards.
The data format after the conversion depends on the data format in s2 (Array_s2[1]) through (s2)+2 (Array_s2[3]).

${ }^{1}$ Data format (decimal format "0"/ exponential format "1")
${ }^{2}$ Total of all digits
${ }^{3}$ Number of decimal places

${ }^{1}$ Data format (decimal format "0" / exponential format "1")
${ }^{2}$ Total of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ Sign character
${ }^{5}$ Floating point data (real number)
${ }^{6}$ End of character string, placed automatically
${ }^{7}$ ASCII code for the (total number of digits -1)th digit / ASCII code of the sign
${ }^{8}$ ASCII code for the (total number of digits -3)th digit / ASCII code for the (total number of digits -2)th digit
${ }^{9}$ ASCII code for the (total number of digits -5)th digit / ASCII code for the (total number of digits -4)th digit
${ }^{10}$ ASCII code for the (total number of digits -7)th digit / ASCII code for the (total number of digits -6)th digit

## Decimal format

The real number -1.23456 is converted into a character string with a total of 8 digits ( 3 decimal places included). The result is stored from d onwards.

${ }^{1}$ Sign character
${ }^{2}$ Floating point number (real number)
${ }^{3}$ End of character string, automatically placed

The total number of all digits of the number in (s2)+1 (Array_s2[2]) to be converted is represented as follows:

- If the number of decimal places is zero, the total number of digits is $\mathbf{> =} 2$.
- If the number of the decimal places is a different value, the total number of all digits is 3 plus the number of decimal places.

The number of decimal places that has to be specified must range within 0 and 7 . In general, the number of decimal places must be less than or equal to the total number of all digits minus 3.

After the conversion the character string in $d$ is stored as follows:

- A positive sign of the floating point data is stored as ASCII character "20H" (blank).
- A negative sign of the floating point data is stored as ASCII character "2Dн" ("minus"character).

In cases where the actual number of decimal places of the floating point data exceeds the specified number of decimal places, the surplus digits are cut off.


1Data format (decimal format "0"/ exponential format "1")
${ }^{2}$ Total of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ Total of all digits
${ }^{5}$ Number of decimal places
${ }^{6}$ These digits are cut off
If the number of decimal places is specified a value different from zero, the decimal point "2Ен" (.) is placed automatically in the specified digit.

If the number of decimal places is specified zero the decimal point "2Ен" (.) is not placed.


If the total number of digits, excluding the sign, the decimal point and the decimal fraction part, is greater than the integer part of the 32-bit floating point type real number data, "20H (space)" will be stored between the sign and the integer part.

${ }^{1}$ Total of all digits
${ }^{2}$ Blanks "20H" are stored
${ }^{3}$ Number of decimal places

The character code " 00 H " is stored automatically at the end of the character string.

## Exponential format


${ }^{1}$ Data format (Exponential format) (1)
${ }^{2}$ Total number of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ Floating point number (real number)
${ }^{5}$ Sign of the integer value
${ }^{6}$ The " $E$ " is placed automatically
${ }^{7}$ Sign of the exponent
${ }^{8}$ End of character string indication, placed automatically
${ }^{9}$ ASCII code for the (total number of digits -1 )th digit / ASCII code of the sign
${ }^{10} \mathrm{ASCII}$ code for the (total number of digits -3)th digit / ASCII code for the (total number of digits -2)th digit ${ }^{11} \mathrm{ASCII}$ code for the (total number of digits -5 )th digit / ASCII code for the (total number of digits -4 )th digit
${ }^{12}$ ASCII code for the (total number of digits -7)th digit / ASCII code for the (total number of digits -6)th digit
${ }^{13}$ Sign of the exponent/ 45 H (E)
${ }^{14} \mathrm{ASCII}$ code for the (total number of digits -11 )th digit (exponent)/ASCII code for the (total number of digits -10)th digit (exponent)

## Example The real number -12.34567 is to be represented in exponential notation. The total number of

 all digits is 12. The number of decimal digits is specified 4 . The result is stored from d1 onwards.
${ }^{1}$ Floating point number (real number)
${ }^{2}$ Sign of the integer value
${ }^{3}$ Sign of the exponent
${ }^{4}$ End of character string indication, placed automatically
The total number of all digits of the number in (s2)+1 (Array_s2[2]) to be converted is represented as follows:

- If the number of decimal places is zero, the total number of digits is $>=2$.
- If the number of the decimal places is a different value, the total number of all digits is 7 plus the number of decimal places.

The number of decimal places that has to be specified must range within 0 and 7 . In general, the number of decimal places must be less than or equal to the total number of all digits minus 7.

After the conversion the character string in $d$ is stored as follows:

- A positive sign of the floating point data is stored as ASCII character "20н" (blank).
- A negative sign of the floating point data is stored as ASCII character "2Dн" ("minus"character).

The integer range is fixed to 2 digits. If the integer range contains one digit only, a blank in ASCII code is placed and stored between the sign character and the integer digit.


If the floating point value of the decimal range is longer than the relevant storage range, the digits that cannot be stored are cut off.
$\square$
${ }^{1}$ Total of all digits (12)
${ }^{2}$ Number of digits in the decimal range (4)
${ }^{3}$ These digits are cut off

If the number of decimal places is specified a value different from zero, the decimal point "2Ен" (.) is placed automatically in the specified digit.


If the number of decimal places is specified zero the decimal point "2Eн" (.) is not placed.
The ASCII code "2CH" (+) is placed and stored for a positive exponent.
The ASCII code "2DH" (-) is placed and stored for a negative exponent.
The exponential range is fixed to 2 digits. If the exponential range contains one digit only, the ASCII code " 30 H " $(0)$ is placed and stored between the exponent sign and the exponent.


The character code " 00 H " is stored automaticallly at the end of the character string.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The devices specified in s1 and (s1)+1 are not within the following range:
$0, \pm 2^{-126} \leq s 1< \pm 2^{128}$.
(Error code 4100)
- The format in s2 (Array_s2[1]) is neither 0 nor 1.
(Error code 4100)
- The total number of digits in (s2)+1 (Array_s2[2]) exceeds the range of values:
(Error code 4100)
For the decimal format
The number of decimal places is zero (total number of digits $\geq 2$ ).
The number of decimal places is different from zero
(total number of digits $\geq$ (number of decimal places +3 ).).
For the exponential format
The number of decimal places is zero (total number of digits $\geq 2$ ).
The number of decimal places is different from zero
(total number of digits $\geq$ (number of decimal places +7 )).
- The number of digits in (s2)+2 (Array_s2[3]), forming the decimal part exceeds the range of values:
(Error code 4100)

For the decimal format
The number of digits forming the decimal part is less than or equal to the total number of digits minus 3.

For the exponential format
The number of digits forming the decimal part is less than or equal to the total number of digits minus 7.

- The value whose total digits exceeds " 24 " is specified.
(Error code 4100)
- The storage range in d exceeds the relevant storage device range.
(Error code 4101)
- The device specified by s2 exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU.)
(Error code 4101)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)


## Program

## Example 1

ESTRP
With leading edge from X 0 , the following program converts a floating point value (real number) specified by the devices R0 and R1 into the format specified by R10 (var_R10 Array [1]) through R12 (var_R10 Array [3]) and stores the result in D0 through D3.

${ }^{1}$ Total number of digits
${ }^{2}$ Blanks
${ }^{3}$ Number of decimal places
${ }^{4}$ Is stored automatically

## Program

## Example 2

ESTRP
With leading edge from X 0 , the following program converts a floating point value (real number) specified by D0 and D1 into the format specified by R10 (var_R10 Array [1]) through R12 (var_R10 Array [3]) and stores the result in D10 through D16.

${ }^{1}$ Data format (Exponential representation) (1)
${ }^{2}$ Total number of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ Total number of all digits
${ }^{5}$ Blanks
${ }^{6}$ Number of decimal places in the decimal part
${ }^{7}$ Is stored automatically

### 7.11.12 EVAL, EVALP

## CPU


${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Available on Universal model QCPU and LCPU
GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s | $\begin{aligned} & -\mathrm{EN}^{\mathrm{EVAL}-\mathrm{M}} \mathrm{ENO} \\ & -\mathrm{s} \end{aligned}$ | EVAL_M | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Character string data to be converted into a floating point number (data type <br> REAL) or initial number of device storing such data | Character string |
| d | First number of device storing the converted decimal floating point number (data <br> type REAL) | REAL |

## Functions Conversion of character string data into decimal floating point data

## EVAL Conversion of character strings

The EVAL instruction converts the character string in s through s+4 into a decimal floating point number (real number). The result is stored in d.

The characer string can be converted into decimal floating point format as well as into the exponential format.

${ }^{6}$ Indicates the end of character string
${ }^{1}$ Decimal floating point data (data type REAL)
${ }^{2}$ ASCII code of the 1 st character/ ASCII code of sign character
${ }^{3} \mathrm{ASCII}$ code of the 3rd character/ ASCII code of the 2nd character
${ }^{4}$ ASCII code of the 5th character/ ASCII code of the 4th character
${ }^{5}$ ASCII code of the 7th character/ ASCII code of the 6th character

## Decimal format


-11.078812
${ }^{1}$ Decimal floating point data (real number)

## Exponential format

$$
\begin{aligned}
& \text { - } 1 \text { 1. } 3201 \mathrm{E}+10
\end{aligned}
$$

${ }^{1}$ Decimal floating point data (data type REAL)

In the example below, six digits (without sign, decimal point, and exponent digits of the result) of the character string from s onwards are converted into a decimal floating point number. The digits from the 7th digit on are cut off from the result.

## Decimal format


${ }^{1}$ These digits are omitted
${ }^{2}$ Decimal floating point data (data type REAL)

## Exponential format



[^63]Leading blanks (ASCII code " 20 н") or zeroes (ASCII code " 30 н") in the character string from s onwards are ignored by the conversion, except for the initial zero (e.g. 0.123).

${ }^{1}$ These characters are ignored by the conversion
${ }^{2}$ Decimal floating point data (data type REAL)
If the ASCII code " 30 H " (zero) is placed between the character "E" and the character string for the exponential format, this character is ignored by the conversion.

${ }^{1}$ These characters are ignored by the conversion
${ }^{2}$ Decimal floating point data (data type REAL)

A character string to be converted may contain a maximum of 24 characters.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The digits prior to the decimal point or the decimal places contain characters exceeding the range of values from " 30 H " (0) to " 39 H " (9).
(Error code 4100)
- The character " 2 E " is used more than once within the character string. (Error code 4100)
- The exponent part contains characters different from "45H (E), 2Bн (+)" or "45H (E), 2DH (-)" or contains more than one exponent portion.
(Error code 4100)
- Data after conversion is not within the following range:
$0,+2^{-126}<($ data after conversion $)<+2^{128}$
(Error code 4100)
- The end of string indicator " OOH " exceeds the relevant storage device range.
(Error code 4100)
- The number of characters in the string is 0 or greater than 24.
(Error code 4100)


## Program

## Example 1

EVALP
With leading edge from X20, the following program converts the character string specified in R0 through R5 into a decimal floating point number (real number) and stores the result in D0 and D1.

${ }^{1}$ This digit is not processed
${ }^{2}$ This number is cut off

## Program

## Example 2

## EVALP

With leading edge from X20, the following program converts the character string specified in D10 through D16 into a floating point number (data type REAL) and stores the result in D100 and D101.

${ }^{1}$ These digits are not processed

NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.13 ASC, ASCP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  | $\bigcirc$ | $\bigcirc$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |
|  |  |  |  |

NOTE The ASC and the ASCP instructions do not work with the IEC editors. The only way to program these instructions is by using the MELSEC instruction list.

Remedy: Move the hexadecimal ASCII format direct into the target registers.

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Head number of the devices where BIN data to be converted to a character <br> string is stored | BIN 16-bit |
| d | First number of device storing converted character string | Character string |
| n | Number of characters to be stored | BIN 16-bit |

## Functions Conversion of BIN 16-bit data into ASCII code

## ASC/ASCP Conversion instruction

The ASCII instruction converts the 16-bit binary data stored from s onwards into the hexadecimal ASCII format and stores the result considering the number of characters specified by n from d onwards.

${ }^{1}$ First digit / second digit / third digit / fourth digit
${ }^{2}$ First digit / second digit / third digit / fourth digit
${ }^{3}$ First digit / second digit / third digit / fourth digit
${ }^{4}$ Binary data
${ }^{5}$ ASCII code of the 1st digit / ASCII code of the 2nd digit
${ }^{6}$ ASCII code of the 3rd digit / ASCII code of the 4th digit
${ }^{7}$ ASCII code of the 5th digit / ASCII code of the 6th digit
${ }^{8}$ ASCII code of the 7th digit / ASCII code of the 8th digit
${ }^{9}$ ASCII code of the 9th digit / ASCII code of the 10th digit
${ }^{10}$ Number of digits specified in $n$


The number of characters specified in $n$ determines the ranges of values of the devices specified from s and d onwards. The devices specified from s onwards contain the binary data to be converted. The converted character string is stored in the devices specified from d onwards.
The program is even processed accurately and without an error message, if the storage area of the binary data to be converted overlaps with that of the converted ASCII data.


If $n$ specifies an odd number of characters, the ASCII character " 00 H " is placed automatically into the upper 8 bits of the highest address of the area, storing the character string.


If the number of characters specified by n is zero, the program will not be executed.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

## Program

Example code is stored into SD0.

- The number of characters specified by $n$ and therefore the required number of registers from s onwards exceeds the relevant storage device range.
(Error code 4101)
- The number of characters specified by n and therefore the required number of registers from d onwards exceeds the relevant storage device range.
(Error code 4101)

ASCP
With leading edge from XO , the following program reads in the binary data stored in DO as hexadecimal values and converts it into a character string. The result is stored in D10 through D14.


### 7.11.14 HEX, HEXP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

Devices


GXIEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | HEX_S_MD | s.n.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing character string to be converted | Character string |
| $d$ | First address of area storing the converted binary data | BIN 16-bit |
| $n$ | Number of characters to be converted |  |

## Functions

## Conversion of hexadecimal ASCII values into binary values

## HEX Conversion of hexadecimal ASCII values

The HEX instruction converts the hexadecimal ASCII characters from s onwards into binary values. The result is stored from d onwards.

${ }^{1}$ 4th digit / 3rd digit / 2nd digit / 1st digit
${ }^{2}$ Binary data
${ }^{3}$ ASCII code of the 2nd digit / ASCII code of the 1st digit
${ }^{4}$ ASCII code of the 4th digit / ASCII code of the 3rd digit
${ }^{5}$ ASCII code of the 2nd digit / ASCII code of the 1st digit
${ }^{6}$ ASCII code of the 4th digit / ASCII code of the 3rd digit

The number of characters in n is 9 .

${ }^{1}$ Since the character string contains 9 characters, the " 38 H " is not changed or moved.
${ }^{2} \mathrm{n}=9$
The number of characters specified in $n$ determines the range of values of the character string from s and of the binary data from d onwards automatically.

Although the range of values of the ASCII code to be converted and that of the converted binary values overlap, this instruction processes the data accurately.


If the number of characters in n is not divisible by 4 , a zero is written after the specified number of characters automatically to the highest registers storing the converted binary values.

${ }^{1}$ The value zero is stored automatically
If the number of characters in n is zero, the conversion will not be executed.
The ASCII code from s onwards may range from "30н" through "39н" and from "41н" through "46н".

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The devices specified from s onwards contain characters exceeding the ranges from " 30 H " through "39н", or from " 41 H " to " 46 H ".
(Error code 4100)
- The number of characters specified by $n$ and therefore the required number of registers from s onwards exceeds the relevant storage device range.
(Error code 4101)
- The number of characters specified by n and therefore the required number of registers from d onwards exceeds the relevant storage device range.
(Error code 4101)
- The value n is negative.
(Error code 4101)

Program
Example

HEXP
With leading edge from X0, the following program converts the character string "6B52A71379" stored in D0 through D4 into binary data. The result is stored in D10 through D14.


NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.15 RIGHT, RIGHTP, LEFT, LEFTP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

Devices


GX IEC Developer


## GX Works2



Variables

| Device | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing the character string | Character string |
| d | First number of device area storing the determined characters of the character <br> string |  |
| $n$ | Number of characters stored on the left or on the right |  |

## Functions Extraction of character string data from the right or from the left RIGHT Extract character string data from the right

The RIGHT instruction stores n characters from the right side of the character string (end of character string) from s onwards. The characters are stored from d onwards.

${ }^{1}$ ASCII code of the 2nd characters / ASCII code of the 1st chracter
${ }^{2}$ ASCII code of the 4th character / ASCII code of the 3rd character
${ }^{3}$ ASCII code of the last character minus $n+2$ / ASCII code of the last character minus $n+1$
${ }^{4}$ ASCII code of the last character minus $n+4$ / ASCII code of the last character minus $n+3$
${ }^{5}$ ASCII code of the last character minus 1 / ASCII code of the last character minus 2
6 " 00 H " / ASCII code of the last character
${ }^{7}$ ASCII code of the last character minus $n+2$ / ASCII code of the last character minus $n+1$
${ }^{8}$ ASCII code of the last character minus $n+4$ / ASCII code of the last character minus $n+3$
${ }^{9}$ ASCII code of the last character minus 1 / ASCII code of the last character minus 2
10 " 00 H " / ASCII code of the last character

- With $\mathrm{n}=5$

${ }^{1}$ ASCII code for the 5th character
If the number of characters in n is zero, the character code " 00 H " is stored from d onward.


## LEFT Extract character string data from the left

The LEFT instruction stores n characters from the left side of the character string (beginning of character string) from s onwards. The characters are stored from d onwards.

${ }^{1}$ ASCII code of the 2nd character / ASCII code of the 1st character
${ }^{2}$ ASCII code of the 4th character / ASCII code of the 3rd character
${ }^{3}$ ASCII code of the character n-1 / ASCII code of the character n-2
${ }^{4}$ ASCII code of the character $n+1$ / ASCII code of the nth character
5 " 00 H " / ASCII code of the last character
${ }^{6}$ ASCII code of the 2nd character / ASCII code of the 1st character
${ }^{7}$ ASCII code of the 4th character / ASCII code of the 3rd character
${ }^{8}$ ASCII code of the character n-1 / ASCII code of the character n- 2
9 "ООн" / ASCII code of the nth character

- With $n=7$

${ }^{1}$ ASCII code of the 7th character

If the number of characters in n is zero, the character code " 00 H " is stored from d onwards.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in n exceeds the number of existing characters stored from s onwards. (Error code 4101)
- The area specified by $n$ exceeds the relevant device range of the device specified by $d$. (Error code 4101)


## Program

## Example 1

RIGHTP
With leading edge from XO , the following program extracts 4 characters of the data from the right side of the character string stored in R0 through R4 and stores it in D0 through D2.

${ }^{1} \mathrm{ASCII}$ code of the 4th character

## Program

Example 2
LEFTP
With leading edge from X1C, the following program extracts the number of characters specified in D0 from the left side of the character string specified in D100 through D104. The result is stored in R10 through R13.

${ }^{1}$ ASCII code of the 6th character

NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.16 MIDR, MIDRP, MIDW, MIDWP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special Function Module U $\square \mathbf{G} \square$ | Index Register Zn | $\underset{\$}{\text { Constant }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |
| s2 | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | MIDR | $s 1$ $d$ $s 2$ |  | MIDR_M | s1,s2.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | Character string or first number of device storing character string <br> data | Character <br> string |
| d | First number of device storing the operation result | Character <br> string |  |
| s2 | First number of device storing the 1st character and the number of <br> characters. <br> (s2)+0: Position of the 1st character <br> (s2)+1: Number of characters | BIN 16-bit | Array [1..2] of <br> ANY16 |

## Functions Storing and moving parts of character strings

## MIDR Storing specified parts of character strings

The MIDR instruction stores a part specified from s onwards of the character string stored from d onwards.

The first character of part to be stored is specified in s2 (Array_s[1]) and is counted beginning from the left part of the character string (lower byte of s1).

The length of the part to be stored is specified in s2+1 (Array_s[2]).

| b15---- |  |
| :---: | :---: |
| s1 | 42 H |
| (s1) +1 | 44 H |
| (s1)+2 | 46 H |
| (s1) +3 | 48 H |
| (s1) +4 | 4А |
| (s1) +5 | D0 |
| s2 | 5 |
| (s2)+1 | 5 |

${ }^{1}$ Position of the 1st character (s2), 5th character of the character string
${ }^{2}$ Position of the last character to be stored

No operation is processed, if the number of characters in (s2)+1 (Array_s[2]) is zero.
If the value " -1 " is stored in (s2)+1 (Array_s2[2]), the characters from s2 (Array_s2[1]) onwards are stored.


[^64]
## MIDW Moving parts of character string to a defined area

The MIDW instruction stores a part of specified length of the character string stored from s1 onwards in the area specified in $d$ and $d+1$.

The first address of the storage area in d through d+n is specified in s2 (Array_s2[1]) and is counted beginning from the left part of the character string (lower byte of d).

The length of the part of string to be stored is specified in s2+1 (Array_s2[2]).


No operation is processed, if the number of characters in (s2)+1 (Array_s2[2]) is zero.
If the number of characters specified in (s2)+1 (Array_s2[2]) exceeds the storage area specified from d onwards, the remaining characters are cut off. In the following diagram the characters " 35 H " through " 37 H " are not stored.


| $s 2$ | 5 |
| :---: | ---: |
|  | $(\mathrm{~s} 2)+1$ |
|  | 8 |




If the value -1 is stored in (s2)+1 (Array_s2[2]), the characters are stored from s1 onwards.


Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.
For the MIDR instruction

- The initital device number of the characters to be stored specified in s2 (Array_s2[1]) exceeds the range from s1 to ( s 1 )+n.
(Error code 4101)
- The initital device number of the characters to be stored specified in (s2)+1 (Array_s2[2]) exceeds the range from $d$ to $d+n$.
(Error code 4101)
- The s2+0 value is 0 .
(Error code 4101)
- " 00 H " does not exist in the specified devices that follow the device specified for s 1 .
(Error code 4101)
For the MIDW instruction
- The initital device number of the characters to be stored specified in (s2) (Array_s2[1]) exceeds the range from $d$ to $d+n$.
(Error code 4101)
- The initital device number of the characters to be stored specified in (s2)+1 (Array_s2[2]) exceeds the storage range in $s 1$ through ( s 1 )+n.
(Error code 4101)
- The $\mathbf{s} 2+0$ value is 0 .
(Error code 4101)
- " 00 H " does not exist in the specified devices that follow the device specified for s1. (Error code 4101)


## Program

## Example 1

MIDRP
With leading edge from X0, the following program stores characters in D0 through D2 from a character string in D10 through D13. The number of characters to be stored is specified in R1 (var_R0 Array [2]). The starting position within the source string is specified in R0 (var_R0 Array [1]).


## Program

## Example 2

MIDWP
With leading edge from X1C, the following program stores characters in D100 through D104 from the beginning of a character string in D0 through D3. The number of characters to be stored is specified in R1 (var_R0 Array [2]). The starting position where the characters are stored is specified by R0 (var_R0 Array [1]).


NOTE
These program examples will not run without variable definition in the header of the program organization unit $(P O U)$. They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.17 INSTR, INSTRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  | 0 | 0 | $\bigcirc$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | INSTR | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & n \end{aligned}$ |  | INSTR_M | $s 1, s 2, \mathrm{n}, \mathrm{d}$ |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Character string to be searched for or first number of device storing the character <br> string to be searched for |  |
| s2 | Character string in which a search is performed or first number of device storing <br> the character string data to be searched through | Character string |
| d | Initial number of device storing the search result | BIN 16-bit |
| $n$ | Initial position where data is searched | Benn |

## Functions Search for character strings

## INSTR Search for character strings

The INSTR instruction searches the character string specified in s1 through (s1)+n within the character string data specified by s 2 through ( s 2 ) +n .
The search begins with the character specified in $n$.
The first matching character is stored in d . The character is counted beginning from the left part of the character string (lower byte of s2).

- For $n=3$

${ }^{1}$ The search starts from the 3rd character
${ }^{2}$ First character of the searched character string
${ }^{3}$ Search result
If no matching character string is found, a zero is stored in d .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The initial search position stored in $n$ exceeds the range of (s2) through (s2)+n. (Error code 4100)
- $00 \mathrm{H}(\mathrm{NULL})$ does not exist within the corresponding device range after the device designated by s1, s2.
(Error code 4100)
- The value of $n$ is negative number or " 0 ".
(Error code 4100)


## Program

## Example 1

INSTRP
With leading edge from XO , the following program searches in R0 onwards beginning with the 5th character for the character string specified in D0 through D2. The result (0) is stored in D100.

${ }^{1}$ This area is not searched through.
${ }^{2}$ The search begins with the 5th character.

## Program

## Example 2

INSTRP
With leading edge from $\mathrm{X0}$, the following program searches in D0 onwards beginning with the 3rd character for the character string "AB". The search result (5) is stored in D100.

${ }^{1}$ The search begins with the 3rd character.
${ }^{2}$ The searched character string begins at the 5th character.

NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.18 STRINS, STRINSP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet^{11}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices



GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing the character string to be inserted | Character string |
| d | Initial number of device storing the insert character strings | Character string |
| n | Initial position where data is inserted. <br> (Setting range: $1<=\mathrm{n}<=16383)$ | BIN 16-bit |

## Functions

## Insertion of character strings

STRINS Insertion of character strings
This instruction inserts the character string data specified by s to the nth device (insert position) from the initial character string data stored in the devices specified by d.

- For $n=3$

${ }^{1}$ Shifts the third character and up by the number of characters specified by s to the left and inserts the character string data specified by s
${ }^{2}$ Third character insertion position
${ }^{3}$ The character data stored after $d+4$ will be written over in accordance with the number of characters to be inserted.

This instruction stores the NULL code ( 00 H ) into the device (1 word) that positions in d after the last device where the character string data are stored, if the character string ( $\mathrm{s}+\mathrm{d}$ ) value is even after the insertion.

This instruction stores the NULL code $(00 \mathrm{H})$ into the last device (high 8 bits) in d where the character string data are stored, if the character string ( $\mathrm{s}+\mathrm{d}$ ) value is odd after the insertion.
This instruction links the device, where the character string data are stored, specified by $s$ with the last device specified by $d$, if $n$ is specified by the number of devices specified by $d$ plus one.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of characters in the devices specified by $s, d$, or the devices specified by ( $s+d$ ) after the insertion exceeds 16383 characters. (Error code 4100)
- The value specified by $n$ is not within the specified range ( $1 \leq n \leq 16383$ ). (Error code 4100)
- The value specified by n exceeds the number of the devices specified by d plus one. (Error code 4100)
- The devices, that store character strings, specified by s overlaps with even one of the devices specified by d. (Error code 4101)
- The range of the devices specified by ( $s+d$ ) in which character strings data have been inserted exceeds the specified device range. (Error code 4101)
- The NULL code $(00 \mathrm{H})$ does not exist within the specified device range after the device specified by s or d. (Error code 4101)
- The range of the devices specified by ( $s+d$ ) in which character strings data have been inserted overlaps with the range of the devices specified by $s$ that store the character string data. (Error code 4101)


## Program

## Example 1

## STRINS

With leading edge from M0, the following program inserts the character string data stored in the devices D0 and up to the fourth device from the initial character string data stored in D20 and up.

${ }^{1}$ D0 character string
${ }^{2}$ D20 character string inserted between"O"and"G"
${ }^{3}$ Before insertion
${ }^{4}$ D20 character string
${ }^{5}$ Fourth character from the left (Insert position)
${ }^{6}$ After insertion

### 7.11.19 STRDEL, STRDELP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special <br> Function Module UCIG | IndexRegister$Z n$ | Constant K, H\$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| d | - | - | - | - | - | - | - | - | - |
| n1 | - | $\bullet$ | - | - | - | - | - | - | - |
| n2 | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing the character strings to be deleted | Character string |
| n1 | Deletion start position. <br> (Setting range: $1 \leq \mathrm{n} 1 \leq 16383)$ | BIN 16-bit |
| n 2 | Number of characters to be deleted. <br> (Setting range: $1 \leq \mathrm{n} 2 \leq 16384-\mathrm{n} 1)$ |  |

## Functions Deletion of character strings

## STRDEL Deletion of character strings

This instruction deletes n2 character string data specified by d starting from the device (delete position) specified by n 1 .

- For $\mathrm{n} 1=3$ (device position of character string data to be deleted) and $\mathrm{n} 2=5$ (number of characters to be deleted)

${ }^{1}$ n1th character to be deleted
${ }^{2}$ Deletes n2 characters from the n1th device and up
${ }^{3}$ Shifts the n1+n2th characters and up, which are stored after the devices whose characters were deleted, by n2 characters to the left
${ }^{4}$ Stores the NULL code $(00 \mathrm{H})$ into the empty devices after shifting
${ }^{5}$ Characters of the devices other than the shifted devices do not change.
This instruction stores the NULL code ( 00 H ) into the device ( 1 word) that positions after the last device where the character string data are stored, if the character string specified by d is even, after the characters are deleted.

This instruction stores the NULL code $(00 \mathrm{H})$ into the last device (high 8 bits) where the character string data are stored, if the character string specified by d is odd, after the characters are deleted.

This instruction shifts the characters stored in the devices positioned after the deleted devices by n 2 characters to the left - and then stores the NULL code ( 00 H ) into the empty device.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of characters in the devices specified by d exceeds 16383.
(Error code 4100)
- The value specified by $n 1$ is not within the specified range ( $1 \leq n 1 \leq 16383$ ).
(Error code 4100)
- The value specified by n 1 exceeds the number of characters in the devices specified by d . (Error code 4100)
- The value specified by n2 exceeds the number of characters in the devices starting from n1th to the last devices position.
(Error code 4100)
- The value specified by n 2 is negative.
(Error code 4100)


## Program <br> Example

STRDEL
With leading edge from M0, the following program deletes the seven characters starting with the fourth character in the character string data stored in the devices from D0 onward.

${ }^{1}$ D0 character string
${ }^{2}$ Fourth character to be deleted
${ }^{3}$ Seven characters to be deleted

### 7.11.20 EMOD, EMODP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

## Devices


${ }^{1}$ Available only in multiple Universal model QCPU and LCPU

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BMO | s1 $s 2$ d1 |  | BMOD_M | s1.s2.d1 |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Floating point data (data type REAL) or first number of device storing the floating <br> point data | REAL |
| s2 | Number of digits the floating point is moved to the right or first number of device <br> storing such data | BIN 16-bit |
| d1 | First number of device storing the floating point number in BCD data format |  |

## Functions Conversion of floating point number into the BCD format

## EMOD Conversion into the BCD format

The EMOD instruction calculates the BCD format from the floating point number (real number) in $s 1$ and ( $s 1$ )+1 considering the decimal point shift to the right specified in s2. The result is stored in d1 through (d1)+4

${ }^{1}$ Floating point data (data type REAL)
${ }^{2}$ Shift of the decimal point to the right
${ }^{3}$ Sign bit ( $0=$ positive $/ 1=$ negative)
${ }^{4} 7$ BCD digits
${ }^{5}$ Exponent sign ( $0=$ positive $/ 1=$ negative )
${ }^{6}$ BCD exponent (Value range 0 to 38)
${ }^{7}$ Floating point number in BCD data format

The following diagrams show conversion examples.


1 Floating point data (data type REAL)


The floating point number in s1 and (s1)+1 is rounded up to 7 digits and stored in (d1)+1 and (d1)+2

${ }^{1}$ Rounded up

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of digits of the decimal point shift (s2) exceeds the range of 0 to 7 . (Error code 4100)
- The value entered in d1 through (d1)+4 exceeds the relevant storage device area. (Error code 4101)
- The 32-bit floating point real number specified in s1 is not zero and not within the following range:
$\pm 2^{-126} \leq(\mathrm{s} 1)< \pm 2^{128}$
(Error code 4100)
- The device specified by d1 exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU)
(Error code 4101)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU) (Error code 4140)


## Program

Example

EMOD
While X0 is set, the following program converts the floating point data (data type REAL) specified in D0 and D1 considering the decimal point shift specified in R10. The result is stored in D100 through D104.


NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.21 EREXP, EREXPP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

## Devices


${ }^{1}$ Available only in multiple Universal model QCPU and LCPU

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | EREXP | $\begin{aligned} & s 1 \\ & s 2 \\ & d 1 \end{aligned}$ |  | EREXP_M | s1.s2.d1 |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing floating point data in BCD data format | BIN 16-bit |
| s2 | Specification of decimal places or device storing such data |  |
| d1 | Device storing floating point data (data type REAL) | REAL |

## Functions Conversion of floating point data into the decimal format

## EREXP Conversion into the decimal format

The EREXP instruction calculates the decimal format of the floating point data (real number) from the floating point data in BCD format in $s 1$ through ( $s 1$ ) +4 , considering the decimal places specified in s 2 . The result is stored in d 1 and (d1)+1.

${ }^{1}$ Floating point data in BCD data format
${ }^{2}$ Sign bit ( $0=$ positive $/ 1=$ negative)
${ }^{3} 7 \mathrm{BCD}$ digits
${ }^{4}$ Exponent sign ( $0=$ positive $/ 1=$ negative )
${ }^{5} \mathrm{BCD}$ exponent (value range 0 to 38 )
${ }^{6}$ Number of decimal places (value range 0 to 7 )
${ }^{7}$ Floating point data (real number)

The sign in s1 and the sign of the exponent in (s1)+3 is set to 0 for a positive value. For a negative value the sign bit is 1 .

The value of the BCD exponent (s1)+4 may range from 0 to 7 .
The decimal places in s2 may range from 0 to 7.


## Operation Errors

## Program

Example

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The sign designation in s 1 is not 0 or 1 .
(Error code 4100)
- The BCD data in ( s 1 ) +1 and ( s 1 )+2 contains more than 8 digits.
(Error code 4100)
- The exponent sign in $(s 1)+3$ is not 0 or 1 .
(Error code 4100)
- The exponent data in (s1)+4 exceeds the range from 0 to 38 .
(Error code 4100)
- The number of decimal places in s2 exceeds the range of 0 to 7 .
(Error code 4101)
- The device specified by s1 exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## EREXPP

With leading edge from $X 0$, the following program calculates the floating point value (real number) in decimal format from the floating point value in BCD format specified in D0 through D4 considering the decimal places specified in D10. The result is stored in D100 and D101.

${ }^{1}$ BCD 7 digits

### 7.12 Special functions

| Function |  | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: |
| Sine calculation | Single precision (32-bit floating-point number) | SIN | SIN_MD |
|  |  |  | SIN_E_MD |
|  |  | SINP | SIN_P_MD |
|  |  |  | SIN_P_E_MD |
|  | Double precision (64-bit floating-point number) | SIND |  |
|  |  |  |  |
|  |  | SINDP |  |
|  |  |  |  |
| Cosine calculation | Single precision (32-bit floating-point number) | cos | COS_MD |
|  |  |  | COS_E_MD |
|  |  | COSP | COS_P_MD |
|  |  |  | COS_P_E_MD |
|  | Double precision (64-bit floating-point number) | COSD |  |
|  |  |  |  |
|  |  | COSDP |  |
|  |  |  |  |
| Tangent calculation | Single precision (32-bit floating-point number) | TAN | TAN_MD |
|  |  |  | TAN_E_MD |
|  |  | TANP | TAN_P_MD |
|  |  |  | TAN_P_E_MD |
|  | Double precision (64-bit floating-point number) | TAND |  |
|  |  | TANDP |  |
|  |  |  |  |
| Arcus sine calculation | Single precision (32-bit floating-point number) | ASIN | ASIN_MD |
|  |  |  | ASIN_E_MD |
|  |  | ASINP | ASIN_P_MD |
|  |  |  | ASIN_P_E_MD |
|  | Double precision (64-bit floating-point number) | ASIND |  |
|  |  | ASINDP |  |
|  |  |  |  |
| Arcus cosine calculation | Single precision (32-bit floating-point number) | ACOS | ACOS_MD |
|  |  |  | ACOS_E_MD |
|  |  | ACOSP | ACOS_P_MD |
|  |  |  | ACOS_P_E_MD |
|  | Double precision (64-bit floating-point number) | ACOSD |  |
|  |  | ACOSDP |  |
|  |  |  |  |



| Function |  | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: |
| Floating point value as exponent of $e$ | Single precision (32-bit floating-point number) | EXP | EXP_MD |
|  |  |  | EXP_E_MD |
|  |  | EXPP | EXP_P_MD |
|  |  |  | EXP_P_E_MD |
|  | Double precision (64-bit floating-point number) | EXPD |  |
|  |  | EXPDP |  |
|  |  |  |  |
| Logarithm (natural) calculation | Single precision (32-bit floating-point number) | LOG | LOG_MD |
|  |  |  | LOG_E_MD |
|  |  | LOGP | LOG_P_MD |
|  |  |  | LOG_P_E_MD |
|  | Double precision (64-bit floating-point number) | LOGD |  |
|  |  | LOGDP |  |
| Common logarithm | Single precision (32-bit floating-point number) | LOG10 |  |
|  |  | LOG10P |  |
|  | Double precision (64-bit floating-point number) | LOG10D |  |
|  |  |  |  |
|  |  | LOG10DP |  |
| Randomize value |  | RND | RND_M |
|  |  | RNDP | RNDP_M |
| Update random values |  | SRND | SRND_M |
|  |  | SRNDP | SRNDP_M |
| Square root calculation from 4-digit BCD data |  | BSQR | BSQR_MD |
|  |  | BSQR_K_MD |
|  |  | BSQRP | BSQR_P_MD |
|  |  | BSQR_K_P_MD |
| Square root calculation from 8-digit BCD data |  |  | BDSQR | BDSQR_MD |
|  |  | BDSQR_K_MD |  |
|  |  | BDSQRP | BDSQR_P_MD |
|  |  | BDSQR_K_P_MD |  |
| Sine calculation from BCD data |  |  | BSIN | BSIN_MD |
|  |  | BSIN_K_MD |  |
|  |  | BSINP | BSIN_P_MD |
|  |  | BSIN_K_P_MD |  |
| Cosine calculation from BCD data |  |  | BCOS | BCOS_MD |
|  |  | BCOS_K_MD |  |
|  |  | BCOSP | BCOS_P_MD |
|  |  | BCOS_K_P_MD |  |


| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Tangent calculation from BCD data | BTAN | BTAN_MD |
|  |  | BTAN_K_MD |
|  | BTANP | BTAN_P_MD |
|  |  | BTAN_K_P_MD |
| Arcus sine calculation from BCD data | BASIN | BASIN_MD |
|  | BASINP | BASIN_P_MD |
| Arcus cosine calculation from BCD data | BACOS | BACOS_MD |
|  | BACOSP | BACOS_P_MD |
| Arcus tangent calculation from BCD data | BATAN | BATAN_MD |
|  | BATANP | BATAN_P_MD |

NOTE Within the IEC editors please use the IEC instructions.

### 7.12.1 SIN, SINP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

Devices

${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s d |  | SIN_MD | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle data for the SIN (sine) instruction or first number of the devices storing <br> such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Sine calculation from floating-point values (Single precision)

SIN Sine calculation
The SIN instruction calculates the sine value from angle data in s and s+1. The result is stored in $d$ and $d+1$.

${ }^{1} 32$-bit floating point value (real number)
The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

## Operation

 ErrorIn the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the specified device is -0 .
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU) (Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (overflow occurs):
(For the Universal model QCPU, LCPU)
$-2^{128} \leq\left(\right.$ Operation result) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)

Program Example

## SIN

The following program calculates the sine value from the 4-digit BCD angle specification in X20 through X2F. The result is stored as 32-bit floating-point value (real number) in D0 and D1.

${ }^{1} \mathrm{BCD}$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ BIN value
${ }^{4}$ Conversion into the floating-point format
${ }^{5} 32$-bit floating point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the sine value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.2 SIND, SINDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 0 |

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inter (Sys | vices User) | File |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\mathbf{U} \square \backslash \mathbf{G} \square$ |  |  |  |
| S | - |  |  | - | - | - | - | $\bigcirc$ | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle data for the SIND (sine) instruction or first number of the devices storing <br> such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Sine calculation from floating-point values (Double precision)

SIND Sine calculation
The SIND instruction calculates the sine value from angle data specified by s . The result is stored into the device specified by d.

${ }^{1}$ 64-bit floating-point value (real number)

The angle in s must be specified in radian measure (degrees $x \pi / 180$ ).
The conversion from degrees into radian is described in the sections on the RADD and DEGD instructions.
When the operation results in -0 or an underflow, the result is processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SD0.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (Operation results in an overflow):
$-2^{1024} \leq$ (Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

SIND
The following program calculates the sine value from the 4 -digit $B C D$ angle specification in X20 through X2F. The result is stored as 64-bit floating-point value (real number) in D0 to D3.

${ }^{1} \mathrm{BCD}$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ BIN value
${ }^{4}$ Conversion into the floating-point format
${ }^{5} 64$-bit floating-point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the sine value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.3 COS, COSP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\cos$ | d |  | COS_MD | s.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle data for the COS (cosine) instruction or first number of the devices storing <br> such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Cosine calculation from floating-point values (Single precision)

## COS Cosine calculation

The COS instruction calculates the cosine value from angle data in $s$ and $s+1$. The result is stored in d and d+1.

${ }^{1}$ 32-bit floating point value (real number)

The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SD0.

- The value of the specified device is -0 .
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (overflow occurs):
(For the Universal model QCPU, LCPU)
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$.
(For the Universal model QCPU, LCPU)
(Error code 4140)

Program Example

COS
The following program calculates the cosine value from the 4 -digit $B C D$ angle specification in X20 through X2F. The result is stored as 32-bit floating-point value (real number) in D0 and D1.

${ }^{1} B C D$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating-point format
${ }^{5} 32$-bit floating point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the cosine value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.4 COSD, COSDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices



GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle data for the COSD (cosine) instruction or first number of the devices <br> storing such data |  |
| d | First number of device storing the operation result |  |

Functions Cosine calculation from floating-point values (Double precision)

## COSD Cosine calculation

The COSD instruction calculates the cosine value from angle data specified by s . The result is stored in the device specified by d .

${ }^{1}$ 64-bit floating-point value (real number)

The angle in s must be specified in radian measure (degrees $x \pi / 180$ ).
The conversion from degrees into radian is described in the sections on the RADD and DEGD instructions.

When the operation results in -0 or an underflow, the result is processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SDO.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq$ (Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example
COSD
The following program calculates the cosine value from the 4-digit BCD angle specification in X20 through X2F. The result is stored as 64-bit floating-point value (real number) in D0 to D3.

${ }^{1} \mathrm{BCD}$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating-point format
${ }^{5}$ 64-bit floating-point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the cosine value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.5 TAN, TANP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1)}$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | TAN_MD | s.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle data for the TAN (tangent) instruction or first number of the devices storing <br> such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Tangent calculation from floating-point values (Single precision)

## TAN Tangent calculation

The TAN instruction calculates the tangent value from angle data in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1} 32$-bit floating point value (real number)

The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.
If the angle in s and $s+1$ retains the values $\pi / 2$ rad or $(3 / 2) x \pi$ rad, an error message is returned from the radian measure calculation.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The operation result is not zero and not within the range from $\pm 2^{-126}$ to $\pm 2^{128}$.
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
- The value of the specified device is -0 .
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (overflow occurs):
(For the Universal model QCPU, LCPU)
$-2^{128} \leq\left(\right.$ Operation result) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)

Program
Example

TAN
The following program calculates the tangent value from the 4-digit BCD angle specification in X20 through X2F. The result is stored as 32-bit floating-point value (real number) in D0 and D1.

${ }^{1} \mathrm{BCD}$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating-point format
${ }^{5} 32$-bit floating point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the tangent value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.6 TAND, TANDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 0 |

## Devices



GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle data for the TAND (tangent) instruction or first number of the devices <br> storing such data |  |
| d | First number of device storing the operation result. |  |

Functions Tangent calculation from floating-point values (Double precision)

## TAND Tangent calculation

The TAND instruction calculates the tangent value from angle data specified by s. The result is stored in the device specified by d.

${ }^{1} 64$-bit floating-point value (real number)

The angle in s must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RADD and DEGD instructions.

If the angle in s retains the values $\pi / 2$ rad or $(3 / 2) \times \pi$ rad, an error message is returned from the radian measure calculation.

When the operation results in -0 or an underflow, the result is processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq($ Operation result $) \leq 2^{1024}$
(Error code 4141)

Program
Example

TAND
The following program calculates the tangent value from the 4 -digit $B C D$ angle specification in X20 through X2F. The result is stored as 64-bit floating-point value (real number) in D0 to D3.

${ }^{1} B C D$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating-point format
${ }^{5} 64$-bit floating-point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the tangent value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.7 ASIN, ASINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | SIN value for the ASIN (arcus sine) instruction or first number of the devices <br> storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Arcus sine calculation of floating-point values (Single precision)

## ASIN Arcus sine calculation

The ASIN instruction calculates the angle from the sine value in $s$ and $s+1$. The result is stored in $d$ and $d+1$.

${ }^{1} 32$-bit floating point value (real number)

The sine value in $s$ and $s+1$ may range within the value range of -1 to 1 .
The angle (operation result) at $d$ is stored in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in $s$ and $s+1$ exceeds the value range of -1 to 1 . (Error code 4100)
- The contents of the specified device is not zero and not within the range from $\pm 2^{-126}$ to $\pm 2^{128}$. (For the Universal model QCPU, LCPU) (Error code 4100)
- The value of the specified device is -0 .
(For the High Performance model QCPU, Process CPU, Redundant CPU) (Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU, LCPU)
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU) (Error code 4140)

Program Example

## ASIN

The following program calculates the arcus sine value from the 32-bit floating-point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y40 through Y4F as 4 -digit BCD value.

${ }^{1}$ 32-bit floating point value (real number)
${ }^{2}$ Arcus sine calculation
${ }^{3} 32$-bit floating point value (real number)
${ }^{4}$ Conversion of the angle measures
${ }^{5} 32$-bit floating point value (real number)
${ }^{6}$ Conversion into the BIN format
${ }^{7}$ Binary value
${ }^{8}$ Conversion into the BCD format
${ }^{9} \mathrm{BCD}$ value

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.8 ASIND, ASINDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices



GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | SIN value for the ASIND (arcus sine) instruction or first number of the devices <br> storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Arcus sine calculation of floating-point values (Double precision)

## ASIND Arcus sine calculation

The ASIND instruction calculates the angle from the sine value specified by s . The result is stored in the device specified by d .

${ }^{1} 64$-bit floating-point value (real number)

The sine value in s may range within the value range of -1 to 1 .
The angle (operation result) in $d$ is stored in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RADD and DEGD instructions.

When the operation results in -0 or an underflow, the result is processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The value specified by s is within the double-precision floating-point range and outside the range of -1.0 to 1.0. (Error code 4100)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

ASIND
The following program calculates the arcus sine value from the 64-bit floating-point data (real number) in D0 to D3. The resulting angle in radian measure is output at Y40 through Y4F as 4-digit BCD value.

${ }^{1}$ 64-bit floating-point value (real number)
${ }^{2}$ Arcus sine calculation
${ }^{3}$ Conversion of the angle measures
${ }^{4}$ Conversion into the BIN format
${ }^{5}$ Binary value
${ }^{6}$ Conversion into the BCD format
${ }^{7} \mathrm{BCD}$ value

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.9 ACOS, ACOSP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GXIEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | COS value for the ACOS (arcus cosine) instruction or first number of the devices <br> storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Arcus cosine calculation of floating-point values (Single precision)

## ACOS Arcus cosine calculation

The ACOS instruction calculates the angle from the cosine value in $s$ and $s+1$. The result is stored in $d$ and $d+1$.

${ }^{1} 32$-bit floating point value (real number)

The cosine value in $s$ and $s+1$ may range within the value range of -1 to 1 .
The angle (operation result) at $d$ is stored in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in $s$ and $s+1$ exceeds the value range of -1 to 1 . (Error code 4100)
- The contents of the specified device or the operation result is not zero and not within the range from $\pm 2^{-126}$ to $\pm 2^{128}$.
(For the Universal model QCPU, LCPU)
(Error code 4100)
- The value of the specified device is -0 .
(For the Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (operation results in an overflow)
(For the Universal model QCPU, LCPU)
$-2^{128} \leq\left(\right.$ Operation result) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)

Program Example

ACOS
The following program calculates the arcus cosine value from the 32-bit floating-point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y40 through Y4F as 4 -digit BCD value.

${ }^{1} 32$-bit floating point value (real number)
${ }^{2}$ Arcus cosine calculation
${ }^{3} 32$-bit floating point value (real number)
${ }^{4}$ Conversion of the angle measures
${ }^{5} 32$-bit floating point value (real number)
${ }^{6}$ Conversion into the BIN format
${ }^{7}$ Binary value
${ }^{8}$ Conversion into the BCD format
${ }^{9} \mathrm{BCD}$ value

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.10 ACOSD, ACOSDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bigcirc$ | $\bigcirc$ |

Devices


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | COS value for the ACOSD (arcus cosine) instruction or first number of the <br> devices storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Arcus cosine calculation of floating-point values (Double precision)

## ACOSD Arcus cosine calculation

The ACOSD instruction calculates the angle from the cosine value specified by s . The result is stored in the devices specified by d .

${ }^{1}$ 64-bit floating-point value (real number)

The cosine value in s may range within the value range of -1 to 1 .
The angle (operation result) at $d$ is stored in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RADD and DEGD instructions.
When the operation results in -0 or an underflow, the result is processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The value specified by s is within the double-precision floating-point range and outside the range of -1.0 to 1.0 .
(Error code 4100)
- The result exceeds the following range (Operation results in an overflow):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

ACOSD
The following program calculates the arcus cosine value from the 64-bit floating-point data (real number) in D0 to D3. The resulting angle in radian measure is output at Y 40 through Y 4 F as 4-digit BCD value.

${ }^{1}$ 64-bit floating-point value (real number)
${ }^{2}$ Arcus cosine calculation
${ }^{3}$ Conversion of the angle measures
${ }^{4}$ Conversion into the BIN format
${ }^{5}$ Binary value
${ }^{6}$ Conversion into the BCD format
${ }^{7} \mathrm{BCD}$ value

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.11 ATAN, ATANP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | TAN value for the ATAN (arcus tangent) instruction or first number of the devices <br> storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Arcus tangent calculation of floating-point values (Single precision)

## ATAN Arcus tangent calculation

The ATAN instruction calculates the angle from the tangent value in $s$ and $s+1$. The result is stored in d and d+1.

${ }^{1} 32$-bit floating point value (real number)

The angle (operation result) at $d$ is stored in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SD0.

- The contents of the specified device or the operation result is not zero and not within the range from $\pm 2^{-126}$ to $\pm 2^{128}$.
(For the Universal model QCPU, LCPU)
(Error code 4100)
- The value of the specified device is -0 .
(For the High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU, LCPU)
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$.
(For the Universal model QCPU, LCPU)
(Error code 4140)

Program Example

ATAN
The following program calculates the arcus tangent value from the 32-bit floating-point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y40 through Y 4 F as 4-digit BCD value.

${ }^{1} 32$-bit floating point value (real number)
${ }^{2}$ Arcus tangent calculation
${ }^{3} 32$-bit floating point value (real number)
${ }^{4}$ Conversion of the angle measures
${ }^{5} 32$-bit floating point value (real number)
${ }^{6}$ Conversion into the BIN format
${ }^{7}$ Binary value
${ }^{8}$ Conversion into the BCD format
${ }^{9} \mathrm{BCD}$ value

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.12 ATAND, ATANDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices



GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | TAN value for the ATAND (arcus tangent) instruction or first number of the <br> devices storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Arcus tangent calculation of floating-point values (Double precision)

## ATAND Arcus tangent calculation

The ATAND instruction calculates the angle from the tangent value specified by s . The result is stored in the device specified by d .

${ }^{1}$ 64-bit floating-point value (real number)

The angle (operation result) at $d$ is stored radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RADD and DEGD instructions.

When the operation results in -0 or an underflow, the result is processed as 0.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SDO.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

ATAND
The following program calculates the arcus tangent value from the 64-bit floating-point data (real number) in D0 to D3. The resulting angle in radian measure is output at Y40 through Y4F as 4-digit $B C D$ value.

${ }^{1}$ 64-bit floating-point value (real number)
${ }^{2}$ Arcus tangent calculation
${ }^{3}$ Conversion of the angle measures
${ }^{4}$ Conversion into the BIN format
${ }^{5}$ Binary value
${ }^{6}$ Conversion into the BCD format
${ }^{7} \mathrm{BCD}$ value

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.13 RAD, RADP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | RAD |  | RAD_MD | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle to be converted to radian units or first number of the devices storing such <br> data | Real number |
| d | First number of device storing conversion result |  |

## Functions Conversion from degrees into radian as floating-point value (Single precision)

## RAD Conversion from degrees into radian

The RAD instruction calculates the radian value (rad) from the degree value $\left({ }^{\circ}\right)$ in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1} 32$-bit floating point value (real number)

The conversion from degrees into radiant applies to the following equation:
Radian value $=$ degree value $x \pi / 180$

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SDO.

- The contents of the specified device or the operation result is not zero and not within the range from $\pm 2^{-126}$ to $\pm 2^{128}$.
(For the Universal model QCPU, LCPU)
(Error code 4100)
- The value of the specified device is -0 .
(For the Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (operation results in an overflow):
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(For the Universal model QCPU, LCPU)
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)

Program
Example

RAD
The following program calculates the radian value from the degree value of the 4-digit $B C D$ value in X20 through X2F. The result is stored in D20 and D21 as 32-bit floating-point value.

${ }^{1}$ Conversion into the BIN format
${ }^{2}$ Conversion into the floating-point format
${ }^{3}$ Conversion into radian measure
${ }^{4} B C D$ value
${ }^{5}$ Binary value
${ }^{6} 32$-bit floating point value (real number)
${ }^{7} 32$-bit floating point value (real number)

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.14 RADD, RADDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 0 |

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inter (Sy | vices Jser) | File |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ G $\square$ |  |  |  |
| S | - | - |  | - | - | - | - | - | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Angle to be converted to radian units or first number of the devices storing such <br> data | Real number |
| d | First number of device storing conversion result |  |

## Functions Conversion from degrees into radian as floating-point value (Double precision)

## RADD Conversion from degrees into radian

The RADD instruction calculates the radian value (rad) from the degree value ( ${ }^{\circ}$ ) specified by s . The result is stored in the device specified by d .

${ }^{1} 64$-bit floating-point value (real number)

The conversion from degrees into radiant applies to the following equation:
Radian value $=$ degree value $x \pi / 180$
When the operation results in -0 or an underflow, the result is processed as 0.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SDO.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (Operation results in an overflow):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

RADD
The following program calculates the radian value from the degree value of the 4 -digit BCD value in X20 through X2F. The result is stored in D20 to D23 as 64-bit floating-point value.

${ }^{1} \mathrm{BCD}$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating-point format
${ }^{5}$ Conversion into radian measure
${ }^{6} 64$-bit floating-point value (real number)

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.15 DEG, DEGP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\stackrel{5}{5}$ |  | DEG_MD | 8.1 |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Radian angle to be converted to degrees or first number of the devices storing <br> such data | Real number |
| d | First number of device storing conversion result |  |

## Functions Conversion from radian in floating-point format into degrees (Single precision)

## DEG Conversion from radian into degrees

The DEG instruction calculates the degree value $\left({ }^{\circ}\right)$ from the radian value (rad) in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1} 32$-bit floating point value (real number)

The conversion from radian into degrees applies to the following equation:
Degree value $=$ radian value $\times 180 / \pi$

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SD0.

- The value of the specified device is -0 .
(For the Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to section 3.5.1.
- The result exceeds the following range (overflow occurs):
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(For the Universal model QCPU, LCPU)
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)

Program
Example

## DEG

The following program calculates the degree value from the radian value stored in D20 and D21 as 32-bit floating-point value. The result is stored in Y40 to Y4F as BCD value.

${ }^{1}$ Conversion into degrees
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Conversion into the BCD format
${ }^{4} 32$-bit floating point value (real number)
${ }^{5} 32$-bit floating point value (real number)
${ }^{6}$ Binary value
${ }^{7} B C D$ value

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.16 DEGD, DEGDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Radian angle to be converted to degrees or first number of the devices storing <br> such data | Real number |
| d | First number of device storing conversion result |  |

## Functions Conversion from radian in floating-point format into degrees (Double precision)

## DEGD Conversion from radian into degrees

The DEGD instruction calculates the degree value $\left({ }^{\circ}\right)$ from the radian value (rad) specified by s . The result is stored in the device specified by d .

${ }^{1}$ 64-bit floating-point value (real number)

The conversion from radian into degrees applies to the following equation:
Degree value $=$ radian value $\times 180 / \pi$
When the operation results in -0 or an underflow, the result is processed as 0.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SD0.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

DEGD
The following program calculates the degree value from the radian value stored in D20 to D23 as 64-bit floating point value. The result is stored in Y 40 to Y 4 F as BCD value.

${ }^{1}$ 64-bit floating-point value (real number)
${ }^{2}$ Conversion to angle
${ }^{3}$ Conversion into the BIN format
${ }^{4}$ Binary value
${ }^{5}$ Conversion into the BCD format
${ }^{6} B C D$ value

## NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.17 POW, POWP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special Function Module U $\square$ Ma | $\underset{\mathrm{Zn}}{\text { Index Register }}$ | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - ${ }^{1)}$ | - |
| s2 | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | $\bullet$ | ${ }^{1)}$ | - |
| d | - | - | - | - | - | - | - | - | - |

${ }^{1}$ Available only for real number

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Exponentiation recipient data or first number of the devices storing such data |  |
| s2 | Exponentiation data or first number of the devices storing such data |  |
| d | First number of device storing operation result |  |

## Functions Exponentiation operation on floating-point data (Single precision)

## POW Exponentiation operation

The POW instruction raises the 32-bit floating-point data type real number specified by s 1 to the number nth power specified by s2, and then stores the operation result into the device specified by d.

${ }^{1}$ Exponentiation data
${ }^{2}$ Exponentiation recipient data
${ }^{3} 32$-bit floating-point value (real number)
${ }^{4} 32$-bit floating-point value (real number)
The instruction raises 3 ) to the power of 4 ).
The following shows the values to be specified by and stored into s1 or s2:
$0, \pm 2^{-126} \leq\left(\right.$ Set values (Storage values)) $< \pm 2^{128}$.
If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SD0.

- The values specified by s1 or s2 are not zero and not within the following range:
$\pm 2^{-126} \leq$ (Specified value (storage values)) $< \pm 2^{128}$
(Error code 4140)
- The value of $s 1$ or $s 2$ is -0 .
(Error code 4140)
- The result exceeds the following range:
$-2^{126} \leq$ (Operation result) $\leq 2^{126}$
(Error code 4141)

Program
Example

POW
The following program raises the 32 -bit floating-point data type real number data specified by D0 and D1 to the data specified by (D10 and D11)th power, when X10 is turned on. The operation result is stored into D20 and D21.

${ }^{1}$ Exponentiation operation

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.18 POWD, POWDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special <br> Function Module <br> U $\square$ G $\square$ | $\underset{\mathrm{Zn}}{\text { Index Register }}$ | Constant <br> E | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | $\bigcirc$ | - | - | - ${ }^{1)}$ | - |
| s2 | - | - | - | - | - | - | - | ${ }^{1)}$ | - |
| d | - | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | - | - |

${ }^{1}$ Available only for real number

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Exponentiation recipient data or first number of the devices storing such data | Real number |
| s2 | Exponentiation data or first number of the devices storing such data |  |
| d | First number of device storing operation result |  |

## Functions Exponentiation operation on floating-point data (Double precision) POWD Exponentiation operation

The POW instruction raises the 64-bit floating-point data type real number specified by s1 to the number nth power specified by s2, and then stores the operation result into the device specified by d.

${ }^{1}$ Exponentiation data
${ }^{2}$ Exponentiation recipient data
${ }^{3} 64$-bit floating-point value (real number)
${ }^{4} 64$-bit floating-point value (real number)
The instruction raises the real number 3 ) to the power of 4 ).
The following shows the values to be specified by and stored into s1 or s2:
$0, \pm 2^{-1022} \leq\left(\right.$ Set values (storage values)) $< \pm 2^{1024}$.
If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Error code is stored into SD0.

- The values specified by s1 or s2 are not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Specified value (storage values)) $< \pm 2^{1024}$
(Error code 4140)
- The value of $s 1$ or $s 2$ is -0 .
(Error code 4140)
- The result exceeds the following range:
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

POWD
The following program raises the 64-bit floating-point data type real number data specified by D200 to D203 to the number nth specified by (D0 to D3) power, when X10 is turned on. The operation result is stored into D100 to D103.


[^65]NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.19 SQR, SQRP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | SQR_MD | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data of which the square root is obtained or first number of the devices storing <br> such data | Real number |
| d | First number of device storing the calculation result |  |

## Functions Square root calculation of floating-point values (Single precision)

## SQR Square root calculation

The SQR instruction calculates the square root of the 32 -bit floating-point value in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ 32-bit floating point value (real number)

Only positive values may be stored in $s$ and $s+1$.
(Negative values cannot be processed).

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value entered in $s$ is negative. (Error code 4100)
- The contents of the specified device or the operation result is not zero and not within the range from $\pm 2^{-126}$ to $\pm 2^{128}$.
(For the Universal model QCPU, LCPU)
(Error code 4140)
- The value of the specified device is -0 .
(For the Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (Operation results in an overflow):
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(For the Universal model QCPU, LCPU)
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$.
(For the Universal model QCPU, LCPU)
(Error code 4140)

Program Example

SQR
The following program calculates the square root of the 4-digit BCD value in X20 through X2F. The result is stored in D0 and D1.

${ }^{1}$ Conversion into the BIN format
${ }^{2}$ Conversion into the floating-point format
${ }^{3}$ Square root calculation
${ }^{4} \mathrm{BCD}$ value
${ }^{5}$ Binary value
${ }^{6} 32$-bit floating point value (real number)
${ }^{7} 32$-bit floating point value (real number)

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.20 SQRD, SQRDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inter (Sy | vices Jser) | File |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ G $\square$ |  |  |  |
| S | - | - |  | - | - | - | - | - | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data of which the square root is obtained or first number of the devices storing <br> such data | Real number |
| d | First number of device storing the calculation result |  |

## Functions Square root calculation of floating-point values (Double precision)

## SQRD Square root calculation

The SQRD instruction calculates the square root of the 64-bit floating-point value specified by s . The result is stored in the device specified in d .

${ }^{1} 64$-bit floating-point value (real number)

Only positive values may be stored in s. (Negative values cannot be processed).

When the operation results in -0 or an underflow, the result is processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value entered in s is negative. (Error code 4100)
- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

SQRD
While XO is set, the following program calculates the square root of the 4 -digit BCD value in X20 through X2F. The result is stored in D0 to D3.

${ }^{1}$ BCD value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating-point format
${ }^{5}$ Square root calculation
${ }^{6}$ 64-bit floating-point value (real number)

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.21 EXP, EXPP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1)}$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{array}{lr}  & \text { EXP_MD } \\ -\mathrm{EN} & \text { ENO } \\ -\mathrm{s} & \mathrm{~d} \\ \hline \end{array}$ | EXP_MD | $8 . \mathrm{d}$ |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Value for the EXP instruction or first number of device storing such data | Real number |
| $d$ | First number of device storing the operation result |  |

## Functions Floating point values as exponent of the base e (Single precision)

## EXP Exponent of e

The EXP instruction calculates the corresponding exponent to the base e from the 32-bit float-ing-point value in $s$ and $s+1$. The result is stored in $d$ and $d+1$.

${ }^{1} 32$-bit floating point value (real number)

The calculation is based on the Euler's constant: "e=2.718281828".

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The operation result is outside the range shown below:
$\pm 2^{-126} \leq$ (Operation result) $\leq \pm 2^{128}$ for the High Performance model QCPU and
$\pm 2^{-126} \leq$ (Operation result) $< \pm 2^{128}$ for the Basic Model QCPU, Process CPU, Redundant CPU
(Error code 4100)
- The value of the specified device is -0 .
(For the Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (overflow occurs):
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(For the Universal model QCPU, LCPU)
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)


## Program Example

## EXP

The following program calculates the result of the exponential function to the base e with the 2-digit BCD value at X20 through X27. The result is stored in D0 and D1 in 32-bit floating-point format.

${ }^{1}$ Conversion into the BIN format
${ }^{2}$ Conversion into the floating-point format
${ }^{3}$ Exponential calculation
${ }^{4} B C D$ value
${ }^{5}$ Binary value
${ }^{6} 32$-bit floating point value (real number)
${ }^{7} 32$-bit floating point value (real number)

NOTES The operation result will be under $2^{129}$ if the $B C D$ value of X20 to X27 is less than 89, from the calculation $\ln 2^{129}=89.4$.
Because setting a value of over 89 will return an operation error, MO is turned ON in this example if a value of over 89 has been set to avoid the error.

Conversion from natural logarithm to common logarithm:
In the CPU module, calculation is made using a natural logarithm.
To obtain a common logarithm value, enter in s a common logarithm value divided by 0.43429 : $10^{x}=e^{x / 0.43429}$.

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.22 <br> EXPD, EXPDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 0 |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module U $\square \mathbf{G} \square$ | Index Register Zn | Constant E | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - |  | $\bigcirc$ | - | - | - | - | $\bigcirc$ | - |
| d | - | $\bigcirc$ |  | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Value for the EXPD instruction or first number of device storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Floating point values as exponent of the base e (Double precision)

## EXPD Exponent of e

The EXPD instruction calculates the corresponding exponent to the base e from the 64-bit floating-point value specified by s . The result is stored in the device specified by d .

${ }^{1}$ 64-bit floating-point value (real number)

The calculation is based on the Euler's constant: "e=2.718281828".
When the operation results in -0 or an underflow, the result is processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

## EXPD

The following program calculates the result of the exponential function to the base e with the 2-digit BCD value at X20 through X31. The result is stored in D0 to D3 in 64-bit floating-point format.

${ }^{1} B C D$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating-point format
${ }^{5} 64$-bit floating-point value (real number)
${ }^{6}$ Exponential calculation

NOTES
The operation result will be under $2^{1024}$ if the $B C D$ value of $X 20$ to $X 31$ is less than 709 , from the calculation $\ln 2^{1024}=709.7832$.
Because setting a value of over 709 will return an operation error, MO is turned ON in this example if a value of over 709 has been set to avoid the error.

Conversion from natural logarithm to common logarithm: In the CPU module, calculation is made using a natural logarithm.

To obtain a common logarithm value, enter in s a common logarithm value divided by 0.43429 : $10^{x}=e^{x / 0.43429}$.

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.23 LOG, LOGP

## CPU


${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices


${ }^{1}$ Applicable for the Universal model QCPU, LCPU

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | d |  | LOG_MD | $8 . \mathrm{d}$ |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Value for the LOG instruction or first number of device storing such data | Real number |
| $d$ | First number of device storing the operation result |  |

## Functions Logarithm (In) calculation from floating-point values (Single precision)

## LOG Logarithm (In) calculation

The LOG instruction calculates the natural logarithm from the 32-bit floating-point number in s and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1} 32$-bit floating point value (real number)

Only positive values can be specified in sand s+1. Negative values cannot be calculated.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value specified in $s$ is negative. (Error code 4100)
- The value specified in s is 0 . (Error code 4100)
- The contents of the specified device or the operation result are not zero and not within the following range:
$\pm 2^{-126}<=$ (Contents of device or operation result) $< \pm 2^{128}$
(For the Universal model QCPU, LCPU)
(Error code 4100)
- The value of the specified device is -0 .
(For the Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code 4100)
There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to section 3.5.1.
- The result exceeds the following range (operation results in an overflow):
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(For the Universal model QCPU, LCPU)
(Error code 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, or $\pm \infty$. (For the Universal model QCPU, LCPU)
(Error code 4140)

Program Example

LOG
The following program calculates the natural logarithm from the value 10. The result is stored in D30 and D31.

${ }^{1}$ Conversion into the floating-point format
${ }^{2}$ Logarithm calculation
${ }^{3}$ Binary value
${ }^{4} 32$-bit floating point value (real number)
${ }^{5} 32$-bit floating point value (real number)

NOTES The LOG instruction calculates the natural logarithm (base e). The following formula converts the natural logarithm to normal logarithm (base 10):
$\log 10 X=0.43429 \times \operatorname{loge} X$
Universal model QCPU and LCPU can also calculate the normal logarithm (base 10) (refer to section 7.12.25 "LOG10, LOG10P" and section 7.12.26 "LOG10D, LOG10DP").

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.24 LOGD, LOGDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inter (Sy | vices Jser) | File |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ G $\square$ |  |  |  |
| S | - | - |  | - | - | - | - | - | - |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Value for the LOGD instruction or first number of device storing such data | Real number |
| $d$ | First number of device storing the operation result |  |

## Functions Logarithm (In) calculation from floating-point values (Double precision)

## LOGD Logarithm (In) calculation

The LOGD instruction calculates the natural logarithm from the 64-bit floating-point number specified by s taking (e) as a base. The result is stored in the device specified by d .

${ }^{1}$ 64-bit floating-point value (real number)

Only positive values can be specified by s. Negative values cannot be calculated. When the operation results in -0 or an underflow, the result is processed as 0.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The value specified in $s$ is negative. (Error code 4100)
- The value specified in $s$ is 0 . (Error code 4100)
- The value of the specified device is not zero ro not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq\left(\right.$ Operation result) $\leq 2^{1024}$
(Error code 4141)

Program
Example

LOGD
The following program calculates the natural logarithm from the value 10 set by D50. The result is stored in D30 to D33.

${ }^{1}$ Binary value
${ }^{2}$ Conversion into the floating-point format
${ }^{3} 64$-bit floating-point value (real number)
${ }^{4}$ Logarithm calculation

NOTES The LOGD instruction calculates the natural logarithm (base e). The following formula converts the natural logarithm to normal logarithm (base 10):
$\log 10 X=0.43429 \times \operatorname{loge} X$
Universal model QCPU and LCPU can also calculate the normal logarithm (base 10) (refer to section 7.12.25 "LOG10, LOG10P" and section 7.12.26 "LOG10D, LOG10DP").

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.25 LOG10, LOG10P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices


${ }^{1}$ Available only for real number

GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Value for the LOG10 instruction or first number of device storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Common logarithm calculation from floating-point values (Single precision)

## LOG10 Common logarithm calculation

The LOG10 instruction calculates the common logarithm (base 10) from the 32-bit floatingpoint number in $s$ and $s+1$. The result is stored in $d$ and $d+1$.

${ }^{1} 32$-bit floating point value (real number)

Only positive values can be specified in s and s+1. Negative values cannot be calculated. If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value specified in $s$ is negative. (Error code 4100)
- The value specified in $s$ is 0 . (Error code 4100)
- The value of the specified device is not zero and not within the following range:
$\pm 2^{-126} \leq$ (Value of specified device) $< \pm 2^{128}$
(Error code 4140)
- The value specified in $s$ is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{128} \leq$ (Operation result) $\leq 2^{128}$
(Error code 4141)

Program
Example

LOG10
The following program obtains the value for common logarithm of the 32-bit floating-point data type real number specified by D600 and D601, when M0 is turned on. The result is stored into D123 and D124.


NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.26 LOG10D, LOG10DP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

## Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices Jser) |  |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | Uप\a |  |  |  |
| s | - | - | - | - | - | - | - | ${ }^{1)}$ | - |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

${ }^{1}$ Available only for real number

GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Value for the LOG10D instruction or first number of device storing such data | Real number |
| d | First number of device storing the operation result |  |

## Functions Common logarithm calculation from floating-point values (Double precision)

## LOG10D Common logarithm calculation

The LOG10D instruction calculates the common logarithm (base 10) from the 64-bit floatingpoint number specified by s. The result is stored in the device specified by d .

${ }^{1} 64$-bit floating-point value (real number)

Only positive values can be specified in s. Negative values cannot be calculated.
If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value specified in $s$ is negative. (Error code 4100)
- The value specified in $s$ is 0 . (Error code 4100)
- The value of the specified device is not zero and not within the following range:
$\pm 2^{-1022} \leq$ (Value of specified device) $< \pm 2^{1024}$
(Error code 4140)
- The value of the specified device is -0 .
(Error code 4140)
- The result exceeds the following range (overflow occurs):
$-2^{1024} \leq($ Operation result $) \leq 2^{1024}$
(Error code 4141)

Program
Example

LOG10D
The following program obtains the value for common logarithm of the 64-bit floating-point data type real number specified by D600 to D603, when M0 is turned on. The result is stored into D123 to D126.


NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.27 RND, RNDP, SRND, SRNDP

CPU

${ }^{1}$ Basic model QCPU: The upper five digits of the serial No. are "04122" or higher.

## Devices



GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | RND <br> SRND | d s | RND M <br> EN <br>  <br>  <br>  | RND_M <br> SRND_M | d s |
|  |  |  | $\begin{aligned} & \quad \text { SRND_M } \\ & -E^{\text {ENO }} \\ & -5 \end{aligned}$ |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing the randomized value | BIN 16-bit |
| $s$ | Random value series or first number of device storing such data |  |

## Functions Randomizing values and series update

## RND Randomizing values

The RND instruction generates a random value ranging from 0 to 32767 and stores it in d .

## SRND Updating series of random values

The SRND instruction updates the series of random values stored in s.

Program
Example 1

RND
While X 10 is set, the following program stores the generated random value in D100.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { RND } \end{aligned}$ | $\begin{aligned} & x_{10} \\ & 0100 \end{aligned}$ |  |  | $\begin{aligned} & \text { LD } \\ & \text { RND_M } \end{aligned}$ | $\begin{aligned} & x 10 \\ & 0100 \end{aligned}$ |

Program
Example 2

SRND
While X 10 is set, the following program updates the series of random values in D0.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & \times 10 \\ & 00 \end{aligned}$ | $\\|^{\mathrm{X} 10} \longmapsto \mathrm{DO}_{\mathrm{s}}^{\text {EN }}{ }^{\text {SRND-M }}{ }^{\text {ENO }}$ | $\begin{aligned} & \text { LD } \\ & \text { RND_M } \end{aligned}$ | $\begin{aligned} & x 10 \\ & 0100 \end{aligned}$ |

### 7.12.28 BSQR, BSQRP, BDSQR, BDSQRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices



GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data for the square root calculation or number of device storing such data | BCD <br> $4-/ 8$-digit |
| d | First number of device storing the calculation result | BCD 4-digit |

## Functions $\quad$ Square root calculation from 4-digit or 8-digit BCD data

## BSQR Square root calculation from 4-digit BCD data

The BSQR instruction calculates the square root of $s$ and stores the result in $d$ and $d+1$.


The data in s must be a BCD value with at maximum 4 digits. The value range from 0 to 9999 must not be exceeded.

The calculation result stored in $d$ and $d+1$ must not exceed the value range from 0 to 9999 .
The result is calculated with a 5-digit accuracy and rounded to a 4-digit value.

## BDSQR Square root calculation from 8-digit BCD data

The BDSQR instruction calculates the square root of $s$ and $s+1$ and stores the result in $d$ and $\mathrm{d}+1$.


The data in $s$ and $s+1$ must be a BCD value with at maximum 8 digits. The value range from 0 to 99999999 must not be exceeded.
The calculation result stored in $d$ and $d+1$ must not exceed the value range from 0 to 9999 . The result is calculated with a 5-digit accuracy and rounded up to a 4-digit value.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The data stored in $s(s+1)$ is no BCD data.
(Error code 4100)

Program

BSQR
The following program calculates the square root of the BCD value 1325 and outputs the integer part of the result as 4-digit BCD value at Y50 through Y5F. The decimal places are output as 4-digit BCD value at Y 40 through Y 4 F .

${ }^{1}$ Square root calculation

Program
Example 2

BDSQR
The following program calculates the square root of the BCD value 74625813 and outputs the integer part of the result as 4-digit BCD value at Y50 through Y5F. The decimal places are output as 4-digit BCD value at Y40 through Y4F.

${ }^{1}$ Square root calculation

NOTE
These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.29 BSIN, BSINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices



GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | d | $\begin{aligned} & \text { ENINMD } \quad \text { ENO } \\ & -\mathrm{EN} \\ & -\mathrm{s} \\ & \hline \end{aligned}$ | BSIN_MD | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data of which the BSIN (sine) value is obtained or the number of the device <br> storing such data | 4-digit <br> BCD value |
| d | First number of device storing the calculation result |  |

## Functions Sine calculation from BCD data

## BSIN Sine calculation

The BSIN instruction calculates the sine value from the angle data in $s$. The sign character of the result is stored in $d$. The value of the result is stored in $d+1$ and $d+2$.

${ }^{1}$ Sign bit
${ }^{2}$ Integer part
${ }^{3}$ Decimal places

The value s must be a $B C D$ value ranging from $0^{\circ}$ to $360^{\circ}$.
The sign of the result in $d$ is 0 for a positive value and 1 for a negative value.
The result in $d+1$ and $d+2$ may range from -1.000 to 1.000 in BCD format.
The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The data specified in $s$ is no BCD data. (Error code 4100)
- The data specified in s exceeds the value range from $0^{\circ}$ to $360^{\circ}$. (Error code 4100)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program Example

## BSIN

The following program calculates the sine value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of $0^{\circ}$ to $360^{\circ}$.

The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.
The decimal places are output at Y 40 through Y 4 F as 4 -digit BCD value.

${ }^{1}$ Sine calculation

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.30 BCOS, BCOSP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 |

## Devices



GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\mathrm{BCOs}$ | s |  | BCOS_MD |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data of which the BCOS (cosine) value is obtained or the number of the device <br> storing such data | 4-digit <br> BCD value |
| $d$ | First number of device storing the calculation result |  |

## Functions Cosine calculation from BCD data

## BCOS Cosine calculation

The BCOS instruction calculates the cosine value from the angle data in s . The sign character of the result is stored in $d$. The value of the result is stored in $d+1$ and $d+2$.


The value s must be a $B C D$ value ranging from $0^{\circ}$ to $360^{\circ}$.
The sign of the result in $d$ is 0 for a positive value and 1 for a negative value.
The result in $d+1$ and $d+2$ may range from -1.000 to 1.000 in BCD format.
The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The data specified in $s$ is no BCD data.
(Error code 4100)
- The data specified in s exceeds the value range from $0^{\circ}$ to $360^{\circ}$. (Error code 4100)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

Program Example

BCOS
The following program calculates the cosine value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of $0^{\circ}$ to $360^{\circ}$.
The sign is output at Y 60 . The integer part is output at Y 50 through Y 53 as 1-digit BCD value.
The decimal places are output at Y 40 through Y 4 F as 4 -digit BCD value.

${ }^{1}$ Cosine calculation

## NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.31 BTAN, BTANP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s | $\begin{array}{ll}  \\ - \text { ENTAN_MD } \\ -s & \text { ENO } \\ -s \end{array}$ | ETAN_MD | s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data of which the BTAN (tangent) value is obtained or the number of the device <br> storing such data | 4-digit <br> BCD value |
| d | First number of device storing the calculation result |  |

## Functions Tangent calculation from BCD data

## BTAN Tangent calculation

The BTAN instruction calculates the tangent value from the angle data in s . The sign character of the result is stored in $d$. The value of the result is stored in $d+1$ and $d+2$.


The value s must be a BCD value ranging from $0^{\circ}$ to $360^{\circ}$.
The sign of the result in $d$ is 0 for a positive value and 1 for a negative value.
The result in $d+1$ and $d+2$ may range from -57.2901 to 57.2902 in BCD format.
The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The data specified in $s$ is no BCD data.
(Error code 4100)
- The data specified in s exceeds the value range from $0^{\circ}$ to $360^{\circ}$.
(Error code 4100)
- The value in s is $90^{\circ}$ or $270^{\circ}$.
(Error code 4100)
- The device specified by d exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU)
(Error code 4101)


## Program Example

BTAN
The following program calculates the tangent value of the 3-digit BCD value at X 20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of $0^{\circ}$ to $360^{\circ}$.

The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.
The decimal places are output at Y 40 through Y 4 F as 4 -digit BCD value.

${ }^{1}$ Tangent calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.32 BASIN, BASINP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 |

## Devices



GXIEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Number of device storing the sine value for the BASIN instruction (arcus sine) | 4-digit |
| d | First number of device storing the calculation result | BCD value |

## Functions Arcus sine calculation from BCD data

## BASIN Arcus sine calculation

The BASIN instruction calculates the angle data from the sine value in $s, s+1$, and $s+2$. The result is stored in d.


The sign of the result in $s$ is 0 for a positive value and 1 for a negative value.
The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 1.0000.

The value or the result in d must be a BCD value ranging from $0^{\circ}$ to $90^{\circ}$ or from $270^{\circ}$ to $360^{\circ}$. The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The data specified in $s$ through $s+2$ is no BCD data.
(Error code 4100)
- The data specified in sthrough s+2 exceeds the value range from -1.0000 to 1.0000 . (Error code 4100)
- The device specified by s exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU.) (Error code 4101)

Program Example

## BASIN

The following program calculates the arcus sine value from the sign bit at XO (positive when XO is OFF, and negative when XO is ON), the 1 -digit BCD integer part at X30 through X33, and the decimal places of the 4 -digit BCD value at X20 through X2F. The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.

${ }^{1}$ Arcus sine calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.33 BACOS, BACOSP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square \mathbf{G} \square$ | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H, (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BACOS | s |  | BACOS_MD |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Number of device storing the cosine value for the BACOS instruction (arcus <br> cosine) | 4-digit <br> BCD value |
| d | First number of device storing the calculation result |  |

## Functions Arcus cosine calculation from BCD data

## BACOS Arcus cosine calculation

The BACOS instruction calculates the angle data from the cosine value in $s, s+1$, and $s+2$. The result is stored in d.


The sign of the result in $s$ is 0 for a positive value and 1 for a negative value.
The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 1.0000.

The value or the result in $d$ must be a BCD value ranging from $0^{\circ}$ to 180.
The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The data specified in $s$ through $s+2$ is no BCD data.
(Error code 4100)
- The data specified in s through s+2 exceeds the value range from -1.000 to 1.000. (Error code 4100)
- The device specified by s exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU)
(Error code 4101)


## Program Example

BACOS
The following program calculates the arcus cosine value from the sign bit at X0 (positive when X0 is OFF and negative when X0 is ON), the 1 -digit BCD integer part at X30 through X33, and the decimal places of the 4 -digit BCD value at X20 through X2F. The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.

${ }^{1}$ Arcus cosine calculation

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.34 BATAN, BATANP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |  |

Devices


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | BATAN | d |  | BATAN_MD s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Number of device storing the tangent value for the BATAN instruction <br> (arcus tangent) | 4-digit <br> BCD value |
| $d$ | First number of device storing the calculation result |  |

## Functions Arcus tangent calculation from BCD data

## BATAN Arcus tangent calculation

The BATAN calculates the angle data from the tangent value in $s, s+1$, and $s+2$. The result is stored in d.


The sign bit of the result in $s$ is 0 for a positive value and 1 for a negative value.
The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 9999.9999 .

The value of the result in d must be a BCD value ranging from $0^{\circ}$ to $90^{\circ}$ or $270^{\circ}$ or from $270^{\circ}$ and $360^{\circ}$.

The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The data specified in $s$ through $\mathrm{s}+2$ is no BCD data. (Error code 4100)
- The device specified by s exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

Program Example

BATAN
The following program calculates the arcus tangent value from the sign bit at $X 0$ (positive when X0 is OFF and negative when X0 is ON), the 4-digit BCD integer part at X20 through X2F, and the decimal places of the 4-digit BCD value at X30 through X3F.

The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.

${ }^{1}$ Arcus tangent calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.13 Data control instructions

The data control instructions include input and output devices. The 16-bit and 32-bit data of the input devices are output to the output devices via parameters controlling the upper and lower limits, the dead band, the zone or after execution of a scaling operation.

| Function | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { MELSEC Editor } \end{aligned}$ | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { in } \\ & \text { IEC Editor } \end{aligned}$ |
| :---: | :---: | :---: |
| Upper and lower limit controls for BIN 16-/32-bit data | LIMIT | LIMIT_MD |
|  | LIMITP | LIMIT_P_MD |
|  | DLIMIT | DLIMIT_MD |
|  | DLIMITP | DLIMIT_P_MD |
| Dead band controls for BIN 16-/32-bit data | BAND | BAND_MD |
|  | BANDP | BAND_P_MD |
|  | DBAND | DBAND_MD |
|  | DBANDP | DBAND_P_MD |
| Zone control for BIN 16-/32-bit data | ZONE | ZONE_MD |
|  | ZONEP | ZONE_P_MD |
|  | DZONE | DZONE_MD |
|  | DZONEP | DZONE_P_MD |
| Scaling (Point-by point coordinate data) | SCL |  |
|  | SCLP |  |
|  | DSCL |  |
|  | DSCLP |  |
| $\begin{aligned} & \text { Scaling } \\ & \text { (X or Y coordinate data) } \end{aligned}$ | SCL2 |  |
|  | SCL2P |  |
|  | DSCL2 |  |
|  | DSCL2P |  |

[^66]
### 7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Inst | on List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LIMIT | $\begin{aligned} & s 1 \\ & s 2 \\ & s 3 \\ & d \end{aligned}$ |  | LIMIT_MD | s1,s2,s3.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Lower limit value (minimum output threshold value) |  |
| s2 | Upper limit value (maximum output threshold value) | BIN 16/32-bit |
| s3 | Input value to be limited |  |
| $d$ | First number of device storing limited output value |  |

## Functions Limitation of output values for BIN 16-bit and BIN 32-bit data

## LIMIT Limitation instruction for BIN 16-bit data

The LIMIT instruction controls whether data in the device specified by s3 ranges within the lower limits specified by s1 and the upper limits specified by s2. Depending on the control operation result the values are stored as follows in the device specified by d :

- If the data value in $s 3$ is less than the lower limit value in $s 1$, the lower limit value is stored in $d$.
- If the data value in s3 is greater than the upper limit value in s2, the upper limit value is stored in d.
- If the data value in $s 3$ ranges within the lower and the upper limit value, the data value is stored in d.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value (d)
${ }^{4}$ Input value (s3)
${ }^{5}$ Upper limit value (s2)
${ }^{6}$ Lower limit value (s1)
The values specified by s1, s2, and s3 have to range within -32768 and 32767.
If only the upper limit value is to be checked, the lower limit value in $s 1$ has to be set to -32768 .
If only the lower limit value is to be checked, the upper limit value in $s 2$ has to be set to 32767.


## DLIMIT Limitation instruction for BIN 32-bit data

The DLIMIT instruction controls whether data in the devices specified by s3 and (s3)+1 range within the lower limits specified by $s 1$ and (s1)+1 and the upper limits specified by $s 2$ and $(\mathrm{s} 2)+1$. Depending on the control operation result the values are stored as follows in the device specified by $d$ and $d+1$ :

- If the data value in $s 3$ and ( $s 3$ ) +1 is less than the lower limit value in s1and ( $s 1$ ) +1 , the lower limit value is stored in $d$ and $d+1$.
- If the data value in $s 3$ and ( $s 3$ ) +1 is greater than the upper limit value in $s 2$ and ( $s 2$ ) +1 , the upper limit value is stored in $d$ and $d+1$.
- If the data value in s3 and (s3)+1 ranges within the lower and the upper limit value, the data value is stored in $d$ and $d+1$.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value ( $\mathrm{d}+1, \mathrm{~d}$ )
${ }^{4}$ Input value ((s3)+1, s3)
${ }^{5}$ Upper limit value ((s2)+1, s2)
${ }^{6}$ Lower limit value ((s1)+1, s1)

The values specified by s1 and (s1)+1, s2 and (s2)+1, and s3 and (s3)+1 have to range within -2147483648 and 2147483647.
If only the upper limit value is to be checked, the lower limit value in $s 1$ and ( $s 1$ )+1 has to be set to -2147483648.

If only the lower limit value is to be checked, the upper limit value in $s 2$ and ( $s 2$ ) +1 has to be set to 2147483647.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in $s 1((s 1)+1)$ is greater than that in $s 2((s 2)+1)$.
(Error code 4100)


## Program

## Example 1

## LIMITP

With leading edge from X 0 , the following program controls whether BCD data at X20 through X2F ranges between the lower limit of 500 and the upper limit of 5000. The result of the control operation is stored in D1.

- If the value in D0 is greater than 5000, the value 5000 is stored in D1.
- If the value in D0 is less than 500, the value 500 is stored in D1.
- If the value ranges within 500 and 5000, the data value is stored in D1.



## Program

## Example 2

DLIMIT
With leading edge from X 0 , the following program controls whether BCD data at X 20 through X3F ranges within the lower limit of 10000 and the upper limit of 1000000. The result of the control operation is stored in D10 and D11.

- If the value in D0 and D1 is greater than 1000000, the value 1000000 is stored in D10 and D11.
- If the value in D0 and D1 is less than 10000, the value 10000 is stored in D10 and D11.
- If the value ranges within 10000 and 1000000, the data value is stored in D10 and D11.



### 7.13.2 BAND, BANDP, DBAND, DBANDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 | 0 | 0 |

Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Inst | ion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BAND | s1 $s 2$ $s 3$ $d$ |  | BAND_MD | s1, s2,s3,d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Lower limit value of dead band (output value $=0$ ) |  |
| s2 | Upper limit value of dead band (output value $=0$ ) | BIN 16/32-bit |
| s3 | Input value to be controlled via dead band control |  |
| d | First number of device storing subtraction result of input value minus limit value |  |

## Functions BIN 16-bit and 32-bit dead band control

## BAND Dead band control of BIN 16-bit data

The BAND instruction subtracts a lower and an upper limit value from a BIN 16-bit value in a device specified by $s 3$. The lower limit value is specified by $s 1$; the upper limit value is specified by s 2 . The result is stored depending on the input value in the device specified by d as follows:

- If the data value in s3 is less than the lower limit value in s1, the result of the subtraction s3s 1 is stored in the device specified by d .
- If the data value in s3 is greater than the upper limit value in s2, the result of the subtraction s3-s2 is stored in the device specified by d .
- If the data value in $s 3$ ranges within the limit values, the value 0 is stored in the device specified by d.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value (d)
${ }^{4}$ Input value (s3)
${ }^{5}$ Lower limit value (s1)
${ }^{6}$ Output value $=0$
7 Upper limit value (s2)

The values in s1, s2, and s3 have to range within -32768 and 32767.
If the subtraction result leaves the relevant device range of -32768 and 32767 the output value is controlled as follows:

- If the value -32768 is fallen below, the remaining subtraction is proceeded beginning from 32767. For example, if $s 3$ stores the value -32768 and the value 10 in $s 1$ is subtracted, the result is

$$
-32768-10=8000 \mathrm{H}-\mathrm{AH}=7 \mathrm{FF} 6 \mathrm{H}=32758 .
$$

- If the value 32767 is exceeded, the remaining subtraction is proceeded beginning from -32768.


## DBAND Dead band control of BIN 32-bit data

The DBAND instruction subtracts a lower and an upper limit value from a BIN 32-bit value in a device specified by $s 3$ and ( $s 3$ ) +1 . The lower limit value is specified by $s 1$ and ( $s 1$ ) +1 ; the upper limit value is specified by $s 2$ and (s2)+1. The result is stored depending on the input value in the device specified by $d$ and $d+1$ as follows:

- If the data value in $s 3$ and ( $s 3$ )+1 is less than the lower limit value in $s 1$ and ( $s 1$ ) +1 , the result of the subtraction $s 3$, ( $s 3$ ) $+1-s 1$, ( $s 1$ ) +1 is stored in the device specified by $d$ and $d+1$.
- If the data value in $s 3$ and ( $s 3$ ) +1 is greater than the upper limit value in $s 2$ and ( $s 2$ ) +1 , the result of the subtraction $s 3,(s 3)+1-s 2,(s 2)+1$ is stored in the device specified by $d$ and $d+1$.
- If the data value in $s 3$ and ( $s 3$ ) +1 ranges within the limit values, the value 0 is stored in the device specified by $d$ and $d+1$.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value ( $d+1, d$ )
${ }^{4}$ Input value ((s3)+1, s3)
${ }^{5}$ Lower limit value ((s1)+1, s1)
${ }^{6}$ Output value $=0$
${ }^{7}$ Upper limit value ((s2)+1, s2)

The values in $s 1$ and $(s 1)+1$, $s 2$ and $(s 2)+1$, and $s 3$ and ( $s 3$ ) +1 have to range within -2147483648 and 2147483647.

If the subtraction result leaves the relevant device range of -2147483648 and 2147483647 the output value is controlled as follows:

- If the value -2147483648 is fallen below, the remaining subtraction is proceeded beginning from 2147483647 . For example, if $s 3$ and (s3)+1 store the value -2147483648 and the value 1000 in $s 1$ is subtracted, the result is

$$
-2147483648-1000=80000000 \mathrm{H}-3 \mathrm{E} 8 \mathrm{H}=7 \mathrm{FFFFC} 18 \mathrm{H}=2147482648 .
$$

- If the value 2147483647 is exceeded, the remaining subtraction is proceeded beginning from -2147483648.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The value in $s 1((s 1)+1)$ is greater than that in $s 2((s 2)+1)$. (Error code 4100)


## Program

## Example 1

## BANDP

With leading edge from X0, the following program subtracts the lower limit value -1000 and the upper limit value 1000 from the BCD data at X20 through X2F. The result is stored in D1.

- If the value in D0 is greater than 1000, the value D0-1000 is stored in D1.
- If the value in D0 is less than -1000, the value D0 - (-1000) is stored in D1.
- If the value in D0 ranges within -1000 and 1000, the value 0 is stored in D1.


## Program

DBANDP
With leading edge from X0, the following program subtracts the lower limit value - 10000 and the upper limit value 10000 from the BCD data at X20 through X3F. The result is stored in D10 and D11.

- If the value in D0 and D1 is greater than 10000, the value D0, D1-1000 is stored in D10 and D11.
- If the value in D0 and D1 is less than -10000, the value D0, D1 - (-10000) is stored in D10 and D11.
- If the value in D0 and D1 ranges within -10000 and 1000, the value 0 is stored in D10 and D11.



### 7.13.3 ZONE, ZONEP, DZONE, DZONEP

CPU


Devices


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s 1 \\ & s 2 \\ & s 3 \\ & d \end{aligned}$ |  | ZONE_MD | s31.s2.s3.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Negative zone control value to be added to the input value |  |
| s2 | Positive zone control value to be added to the input value | BIN 16/32-Bit |
| s3 | Input value to be controlled via zone control |  |
| d | First number of device storing total of input value and zone control value |  |

## Functions BIN 16-bit and 32-bit zone control

## ZONE Zone control of BIN 16-bit data

The ZONE instruction adds a negative and a positive control value to a BIN 16-bit value in a device specified by $s 3$. The negative control value is stored in $s 1$; the positive control value is stored in s2. The result is stored depending on the input value in the device specified by d as follows:

- If the data value in $s 3$ is less than 0 , the result of the addition $s 3+s 1$ is stored in the device specified by d.
- If the data value in $s 3$ is greater than 0 , the result of the addition $s 3+s 2$ is stored in the device specified by d.
- If the data value in $s 3$ is equal to 0 , the value 0 is stored in the device specified by d .


[^67]The values in s1, s2, and s3 have to range within -32768 and 32767.
If the addition result leaves the relevant device range of -32768 and 32767 , the output value is controlled as follows:

- If the value -32768 is fallen below, the remaining addition is proceeded beginning from 32767. For example, if $s 3$ stores the value -32768 and the value -100 in $s 1$ is added, the result is

$$
-32768+(-100)=8000 \mathrm{H}+\mathrm{FF9C} \mathrm{H}=7 \mathrm{F9C} \mathrm{H}=32668
$$

- If the value 32767 is exceeded, the remaining addition is proceeded beginning from -32768 .


## DZONE Zone control of BIN 32-bit data

The DZONE instruction adds a negative and a positive control value to a BIN 32-bit value in a device specified by $s 3$ and ( $s 3$ ) +1 . The negative control value is stored in s1 and (s1)+1; the positive control value is stored in s2 and (s2)+1. The result is stored depending on the input value in the device specified by d and $\mathrm{d}+1$ as follows:

- If the data value in $s 3$ and $(s 3)+1$ is less than 0 , the result of the addition $s 3,(s 3)+1+s 1$, $(\mathrm{s} 1)+1$ is stored in the device specified by d and $\mathrm{d}+1$.
- If the data value in $s 3$ and (s3)+1 is greater than 0 , the result of the addition $s 3$, ( $s 3$ ) $+1+$ $s 2,(s 2)+1$ is stored in the device specified by $d+1$.
- If the data value in $s 3$ and $(s 3)+1$ is equal to 0 , the value 0 is stored in the device specified by d and $\mathrm{d}+1$.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value (d+1, d)
${ }^{4}$ Input value ((s3) $+1, \mathrm{~s} 3$ )
${ }^{5}$ Upper (positive) zone control value ((s2)+1, s2)
${ }^{6}$ Input value = 0
${ }^{7}$ Lower (negative) zone control value ((s1)+1, s1)

The values in $s 1$ and ( $s 1$ ) +1 , $s 2$ and ( $s 2$ ) +1 , and $s 3$ and $(s 3)+1$ have to range within -2147483648 and 2147483647.

If the addition result leaves the relevant device range of -2147483648 and 2147483647 the output value is controlled as follows:

- If the value -2147483648 is fallen below, the remaining addition is proceeded beginning from 2147483647 . For example, if $s 3$ and ( $s 3$ ) +1 store the value -2147483648 and the value -1000 in $s 1$ is added, the result is

$$
-2147483648+(-1000)=80000000 \mathrm{H}+\text { FFFFFC18H = 7FFFFC18H = } 2147482648 .
$$

- If the value 2147483647 is exceeded, the remaining addition is proceeded beginning from -2147483648.


## Program

## Example 1

## ZONEP

With leading edge from X 0 , the following program adds the negative zone control value -100 and the positive zone control value 100 to BCD data at X20 through X2F. The result is stored in D1.

- If the value in D0 is greater than 0 , the value $D 0+100$ is stored in D1.
- If the value in D0 is less than 0 , the value $\mathrm{D} 0+(-100)$ is stored in D1.
- If the value D0 is equal to 0 , the value 0 is stored in D1.



## Program

DZONEP
With leading edge from X0, the following program adds the negative zone control value -10000 and the positive zone control value 10000 to BCD data at X20 through X3F. The result is stored in D10 and D11.

- If the value in D0 and D1 is greater than 0, the value D0, D1 + 10000 is stored in D10 and D11.
- If the value in D0 and D1 is less than 0, the value D0, D1 + (-10000) is stored in D10 and D11.
- If the value D0 and D1 is equal to 0 , the value 0 is stored in D10 and D11.



### 7.13.4 SCL, SCLP, DSCL, DSCLP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher.
QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.
Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\triangle$ N |  | Special <br> Function <br> Module <br> UCIG | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \mathbf{K}, \mathbf{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | - | - | $\bullet$ | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | - | - | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Input values for scaling or first number of the device where input values are <br> stored |  |
| s2 | First number of the devices where scaling conversion data are stored | BIN 16/32-Bit |
| d | First number of of the devices where output values depending on scaling are <br> stored |  |

## Functions Scaling (Point-by-point coordinate data)

## SCL Scaling of BIN 16-bit data

This instruction executes scaling for the scaling conversion data (16-bit data units) specified by $s 2$ with the input value specified by $s 1$, and then stores the operation result into the devices specified by d.

The scaling conversion is executed based on the scaling conversion data stored in the device specified by s2 and up (see following table).

| Setting Item |  | Device Assignment |
| :---: | :---: | :---: |
| Number of coordinate points |  | s2 |
| Point 1 | X coordinate | (s2)+1 |
|  | Y coordinate | (s2)+2 |
| Point 2 | X coordinate | (s2)+3 |
|  | Y coordinate | (s2)+4 |
| ... |  |  |
| Point $\mathrm{n}^{1)}$ | X coordinate | (s2)+(2n-1) |
|  | Y coordinate | (s2) +2 n |

${ }^{1} \mathrm{n}$ indicates the number of coordinates specified by s2.

${ }^{1}$ Output value (d)
${ }^{2}$ Point 1
${ }^{3}$ Point 2
${ }^{4}$ Point 3
${ }^{5}$ Point n -1
${ }^{6}$ Point n
${ }^{7}$ Input value (s1)
${ }^{8}$ Operation error
${ }^{9}$ Operable range
If the value does not result in an integer, this instruction rounds the value to the whole number.
Set the $X$ coordinate of the scaling conversion data in ascending order.
Set the input value s1 within the range of the scaling conversion data (within the range of s2 devices).
If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
Specify the number of coordinate points of scaling conversion data from 1 to 32767.

## DSCL Scaling of BIN 32-bit data

This instruction executes scaling for the scaling conversion data (32-bit data units) specified by s2 with the input value specified by s1, and then stores the operation result into the devices specified by d.

The scaling conversion is executed based on the scaling conversion data stored in the device specified by s2 and up (see following table).

| Setting Item |  | Device Assignment |
| :--- | :--- | :---: |
| Number of coordinate points |  | X coordinate |
| Point 1 | Y coordinate | $(\mathrm{s} 2)+1,(\mathrm{~s} 2)$ |
|  | Point 2 | X coordinate |
|  |  | $(\mathrm{s} 2)+2$ |
| Point $\mathrm{n}^{1)}$ | X coordinate | $(\mathrm{s} 2)+7,(\mathrm{~s} 2)+6$ |

${ }^{1} \mathrm{n}$ indicates the number of coordinates specified by s 2 .

${ }^{1}$ Output value (d)
${ }^{2}$ Point 1
${ }^{3}$ Point 2
${ }^{4}$ Point n-1
${ }^{5}$ Point n
${ }^{6}$ Input value (s1)
${ }^{7}$ Operation error
${ }^{8}$ Operable range
If the value does not result in an integer, this instruction rounds the value to the whole number.
Set the $X$ coordinate of the scaling conversion data in ascending order.
Set the input value s1 within the range of the scaling conversion data (within the range of s2 and ((s2)+1) devices).
If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.

Specify the number of coordinate points of scaling conversion data from 1 to 32767.

NOTE $\quad$ There are two searching methods that depend on whether SM750 is on or off.

| SM750 | Searching method | Range of number of searches |
| :--- | :--- | :--- |
| OFF (0) | Sequential search | $1<=$ Number of times $<=32767$ |
| ON (1) | Binary search | $1<=$ Number of times $<=15$ |

When the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also changes. The number of searches determines the processing speed. Fewer number of serches make the processing run faster.

- If the data processing speed with the sequential search rises:

If the number of coordinates is highest and the input value s1 is within the coordinate range from 1 to 15 point, the number of sequential searches will be 15 or smaller. Therefore, the data processing speed with the sequential search will rise.

- If the data processing speed with the binary search rises:

If the maximum number of searches is 15 and the input value s1 is out of the coordinate range, 16 or over, the number of binary searches will be equal to the number of sequential numbers or smaller. Therefore, the data processing speed with the binary search will rise.


Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The X coordinates of the scaling conversion data positioned before the point specified by s1 are not set in ascending order. (However, this error is not detected when SM750 is on.) (Error code 4100)
- The input value specified by s1 is out of the range of the scaling conversion data set. (Error code 4100)
- The number of $X$ and $Y$ coordinates of the device specified by $s 2$ is out of the range from 1 to 32767. (Error code 4100)


## Program Example

SCLP
The following program executes scaling for the scaling conversion data of which the devices specified at D100 and up are set with the input value specified at D0. The result is stored in D20.


### 7.13.5 SCL2, SCL2P, DSCL2, DSCL2P

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher.
QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special Function Module | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \text { K, H } \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | - | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Input values for scaling or first number of the device where input values are <br> stored |  |
| s2 | First number of the devices where scaling conversion data are stored | BIN 16/32-bit |
|  | First number of of the devices where output values depending on scaling are <br> stored |  |

## Functions Scaling (Point-by-point coordinate data)

## SCL2 Scaling of BIN 16-bit data

This instruction executes scaling for the scaling conversion data (16-bit data units) specified by $s 2$ with the input value specified by $s 1$, and then stores the operation result into the devices specified by d.

The scaling conversion is executed based on the scaling conversion data stored in the device specified by s2 and up (see following table).

| Setting Item |  | Device Assignment |
| :--- | :--- | :---: |
| Number of coordinate points | Point 1 | s2 |
|  | Point 2 | $(\mathrm{~s} 2)+1$ |
|  | $\ldots$ | $(\mathrm{~s} 2)+2$ |
|  | Point $\mathrm{n}^{1)}$ | $\ldots$ |
| Y coordinate | Point 1 | $(\mathrm{~s} 2)+\mathrm{n}$ |
|  | Point 2 | $(\mathrm{~s} 2)+(\mathrm{n}+1)$ |
|  | $\ldots$ | $(\mathrm{s} 2)+(\mathrm{n}+2)$ |
|  | Point $\mathrm{n}^{1)}$ | $\ldots$ |

${ }^{1} \mathrm{n}$ indicates the number of coordinates specified by s2.

${ }^{1}$ Output value (d)
${ }^{2}$ Point 1
${ }^{3}$ Point 2
${ }^{4}$ Point 3
${ }^{5}$ Point n -1
${ }^{6}$ Point n
${ }^{7}$ Input value (s1)
${ }^{8}$ Operation error
${ }^{9}$ Operable range
If the value does not result in an integer, this instruction rounds the value to the whole number.
Set the X coordinate of the scaling conversion data in ascending order.
Set the input value s1 within the range of the scaling conversion data (within the range of s2 devices).

If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
Specify the number of coordinate points of scaling conversion data from 1 to 32767.

## DSCL2 Scaling of BIN 32-bit data

This instruction executes scaling for the scaling conversion data (32-bit data units) specified by s2 with the input value specified by s1, and then stores the operation result into the devices specified by d.

The scaling conversion is executed based on the scaling conversion data stored in the device specified by s2 and up (see following table).

| Setting Item |  | Device Assignment |
| :---: | :---: | :---: |
| Number of coordinate points |  | (s2)+1, (s2) |
| X coordinate | Point 1 | (s2)+3, (s2)+2 |
|  | Point 2 | (s2)+5, (s2)+4 |
|  | ... | $\ldots$ |
|  | Point $\mathrm{n}^{1)}$ | (s2)+(2n+1), (s2)+(2n) |
| Y coordinate | Point 1 | (s2)+(2n+3), (s2)+(2n+2) |
|  | Point 2 | (s2)+(2n+5), (s2)+(2n+4) |
|  | ... | $\ldots$ |
|  | Point $\mathrm{n}^{1)}$ | $(s 2)+(4 n+1),(s 2)+4 n$ |

${ }^{1} \mathrm{n}$ indicates the number of coordinates specified by s2

${ }^{1}$ Output value (d)
${ }^{2}$ Point 1
${ }^{3}$ Point 2
${ }^{4}$ Point n -1
${ }^{5}$ Point n
${ }^{6}$ Input value (s1)
${ }^{7}$ Operation error
${ }^{8}$ Operable range
If the value does not result in an integer, this instruction rounds the value to the whole number.
Set the $X$ coordinate of the scaling conversion data in ascending order.
Set the input value s1 within the range of the scaling conversion data (within the range of s2 and ((s2)+1) devices).

If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
Specify the number of coordinate points of scaling conversion data from 1 to 32767.

NOTE When the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also changes. The number of searches determines the processing speed. Fewer number of serches make the processing run faster.
For details refer to section 7.13.4.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code Errors

## Program <br> Example

SCL2P
The following program executes scaling for the scaling conversion data of which the devices specified at D100 and up are set with the input value specified at D0. The result is stored in D20.


### 7.14 File register switching instructions

The switching instructions enable switching between file register blocks and between file names in file registers.

The table below gives an overview of the instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | RSET | RSET_MD |
|  |  | RSET_K_MD |

### 7.14.1 RSET, RSETP

CPU

${ }^{1}$ Universal model QCPU: Other than Q00UJCPU

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices <br> User) | File |  |  | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square \backslash \square \square$ |  |  |  |
| s | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s$ | $\begin{aligned} & \text { ENSETMD } \\ & - \text { ENO }^{\text {RSN }} \end{aligned}$ | RSET_MD s |

GX Works2

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Number of file register block or first number of device storing this number | BIN 16-bit |

## Functions Setting file register blocks

## RSET Switch instruction for file register blocks

The RSET instruction switches from a file register block being in use by a program to a file register block with the number specified by s . After switching over, the sequence program exclusively accesses file registers (R0-R32767) in the specified block.

${ }^{1}$ Processing with file register access
${ }^{2}$ File used by program
${ }^{3}$ Number of file register block (s)
${ }^{4}$ Block 0
${ }^{5}$ Block 1
${ }^{6}$ Block n

NOTE When a file register (R) is refreshed and the block No. of the file register is switched with the RSET instruction, follow restrictions. For restrictions on file registers, refer to section 3.13.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The block number specified by s does not exist.
(Error code 4100)
- There are no file registers in the block specified by s.
(Error code 4101)


## Program Example

RSETP
The following program compares the file register R0 in register block 0 to the file register R0 in register block 1. The file register blocks 0 and 1 are addressed via the RSET instruction. Both file registers RO are read via the MOV instruction.
If the value in $R 0$ (block 0 ) is equal to the value in $R 0$ (block 1), the output Y 40 is set.
If the value in R0 (block 0) is less than the value in R0 (block 1), the output Y41 is set.
If the value in R0 (block 0 ) is greater than the value in R0 (block 1), the output Y 42 is set.

${ }^{1}$ Block 0
${ }^{2}$ Block 1
${ }^{3} \mathrm{Y} 41$ is set because D0 is less than D1.

### 7.14.2 QDRSET, QDRSETP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet^{1)}$ |  |

${ }^{1}$ Universal model QCPU: Other than Q00UJCPU

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Intert } \\ & \text { (Sys } \end{aligned}$ |  |  |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | Uप\G |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  |
| :--- | :--- |
| MELSEC | Ladder Diagram |
|  |  |

IEC Instruction List

GX Works2


| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Drive number and file name of file register file to be switched to or first number of <br> device storing such data | Character string |

## Functions

NOTES If the file name is changed with the QDRSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN. To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QDRSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.

For refreshing a file register, do not change the file name of the file register with the QDRSET instruction. For restrictions on file registers, refer to section 3.13.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error code Errors is stored into SD0.

- The file register file does not exist on the drive specified by s .
(Error code 2410)


## Program Example

QDRSET/QDRSETP
With leading edge from X0, the following program switches to the file register file ABC.QDR on drive 1 . While X 1 is set, the file register file DEF.QDR on drive 3 is accessed.


### 7.14.3 QCDSET, QCDSETP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> User) |  |  | IET/H | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \backslash \square \end{aligned}$ |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | $\bullet$ | - |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\text { QCDSET } \quad s$ |  | OCDSEtM s |

GX Works2


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Drive number and file name of comment file to be switched to or first number of <br> device storing such data | Character string |

## Functions Setting comment files

## QCDSET Switch instruction for comment files

The QCDSET instruction switches from a comment file being in use by a program to a comment file specified by s. After switching over, the sequence program exclusively accesses comment data of the specified comment file.

${ }^{1}$ Processing with comment data access
${ }^{2}$ Setting the drive and comment file (s)
${ }^{3}$ Drive 1, file A
${ }^{4}$ Drive 1, file B
${ }^{5}$ Drive 1, file C
${ }^{6}$ Drive 2, file A
${ }^{7}$ Drive 3, file A
${ }^{8}$ Drive 4, file A
In total, 4 drives can be assigned (1-4). The drive number 0 cannot be assigned; this range is reserved for internal memory. Note that available drives vary depending on the CPU module used. Refer to the manual of the CPU module and check the drives that can be specified.

The extension .QCD is not needed to be entered for file specification.
A file name setting can be cleared by specifying the NULL character ( 00 H ) for the file name.
Comment files selected by the QCDSET instruction are given priority even if a drive number and file name were specified by the parameters.

NOTE If the file name is changed with the QCDSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN.
To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QCDSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.

NOTES This instruction will not be executed even when the execution command of this instruction is ON while SM721 (file access in execution) is ON for the Universal model QCPU and LCPU. Execute this instruction when SM721 is OFF.

For the LCPU, when drive 2 (SD memory card) is specified as the drive number, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error code Errors is stored into SDO.

- The comment file does not exist on the drive specified by s. (Error code 2410)


## Program <br> Example

## QCDSET/QCDSETP

With leading edge from XO , the following program switches to the comment file ABC.QCD on drive 1 . While X 1 is set, the comment file DEF.QCD on drive 3 is accessed.


### 7.15 Clock instructions

The clock instructions read and write, add and subtract, change and compare the data format of clock data of the internal CPU clock.

The table below gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | DATERD | DATERD_MD |
|  | Driting clock data | DATERDP |
| Adding clock data | DATEWR | DATERD_P_MD |


| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Clock comparison | LDTM= |  |
|  | ANDTM= |  |
|  | ORTM= |  |
|  | LDTM<> |  |
|  | ANDTM<> |  |
|  | ORTM<> |  |
|  | LDTM> |  |
|  | ANDTM> |  |
|  | ORTM> |  |
|  | LDTM<= |  |
|  | ANDTM<= |  |
|  | ORTM<= |  |
|  | LDTM< |  |
|  | ANDTM< |  |
|  | ORTM< |  |
|  | LDTM>= |  |
|  | ANDTM>= |  |
|  | ORTM>= |  |

NOTE
The expansion clock instructions described in section 7.16 can process the milliseconds of the internal CPU clock as well.

### 7.15.1 DATERD, DATERDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) |  |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \backslash \square \end{aligned}$ |  |  |  |
| d | - | $\bigcirc$ | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| d | First number of device storing clock data being read | BIN 16-bit | Array [0..6] of <br> ANY16 |

## Functions Reading clock data

## DATERD Read instruction

The DATERD instruction reads year, month, day, hour, minute, second, and weekday from the clock element of the CPU module and stores the clock data in binary format in the devices specified by d+0 (Array_d[0]) through d+6 (Array_d[6]). The assignment of registers to clock data is illustrated below:
$d+0$, Array_d[0] = year
$d+1$, Array_d[1] = month (January $=1$, December $=12$ )
d+2, Array_d[2] = day
$d+3$, Array_d[3] = hour (24 hour format)
$d+4$, Array_d[4] = minute
$d+5$, Array_d[5] = second
$d+6$, Array_d[6] = day of the week

The clock element is indicated as 8.


The following table contains the value range of clock data in $d+0$ (Array_d[0]) through $d+6$ (Array_d[6]):

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | $1980-2079$ | $1-12$ | $1-31$ | $0-23$ | $0-59$ | $0-59$ | $0-6$ |
| Devices | $\mathrm{d}+0$ <br> (Array_d[0]) | $\mathrm{d}+1$ <br> (Array_d[1]) | $\mathrm{d}+2$ <br> (Array_d[2]) | $\mathrm{d}+3$ <br> (Array_d[3]) | $\mathrm{d}+4$ <br> (Array_d[4]) | $\mathrm{d}+5$ <br> (Array_d[5]) | $\mathrm{d}+6$ <br> (Array_d[6]) |

The "year" is stored as four-digit indication.
The day of the week stored in $\mathrm{d}+6$ (Array_d[6]) is indicated from 0 to 6 . The table below shows the assignment of weekdays:

| Weekday | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage value | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

Leap years are calculated automatically by the CPU clock.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error code Errors is stored into SDO.

- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU) (Error code 4101)


## Program Example

## DATERD

The following program reads clock data from the internal CPU clock and outputs it in BCD format at the outputs as follows:

| $\mathrm{Y} 70-\mathrm{Y} 7 \mathrm{~F}=$ year | $\mathrm{Y} 68-\mathrm{Y} 6 \mathrm{~F}=$ month |
| :--- | :--- |
| $\mathrm{Y} 60-\mathrm{Y} 67=$ day | $\mathrm{Y} 58-\mathrm{Y} 5 \mathrm{~F}=$ hour |
| $\mathrm{Y} 50-\mathrm{Y} 57=$ minute | $\mathrm{Y} 48-\mathrm{Y} 4 \mathrm{~F}=$ second |

Y44-Y47 = day of the week

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D0 | D1 | D2 | D3 | D4 | D5 | D6 |


${ }^{1}$ Clock data
${ }^{2}$ Year
${ }^{3}$ Month, day
${ }^{4}$ Hour, minute
${ }^{5}$ Second, day of the week

### 7.15.2 DATEWR, DATEWRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices ser) |  |  | $\mathrm{IET}_{\sim}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ \G $\square$ |  |  | DY |
| s | - | $\bullet$ | - | - | - | - | - | - |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | DATEUNR | $s$ |  | DATEMR_MD s |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of device storing the data to be written to the internal <br> CPU clock | BIN 16-bit | Array [0..6] of <br> ANY16 |

## Functions Writing clock data

## DATEWR Write instruction

The DATEWR instruction writes clock data of year, month, day, hour, minute, second, and weekday stored in the devices specified by s+0 (Array_s[0]) through s+6 (Array_s[6]) to the internal CPU clock. The clock data are stored in binary format. The assignment of registers to clock data is illustrated below:
s+0, Array_s[0] = year
s+1, Array_s[1] = month (January = 1, December = 12)
s+2, Array_s[2] = day
s+3, Array_s[3] = hour (24 hour format, 0 to 23 hours)
s+4, Array_s[4] = minute
$\mathrm{s}+5$, Array_s[5] = second
s+6, Array_s[6] = day of the week

The clock element is indicated as 8.

| s | 1 |  |
| :---: | :---: | :---: |
| s+1 | 2 |  |
| s+2 | 3 |  |
| s+3 | 4 | 8 |
| s+4 | 5 |  |
| s+5 | 6 |  |
| s+6 | 7 |  |

The following table contains the value range of clock data in s+0 (Array_s[0]) through s+6 (Array_s[6]):

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | $1980-2079$ | $1-12$ | $1-31$ | $0-23$ | $0-59$ | $0-59$ | $0-6$ |
| Devices | $\mathrm{s}+0$ <br> (Array_s[0]) | $\mathrm{s}+1$ <br> (Array_s[1]) | $\mathrm{s}+2$ <br> (Array_s[2]) | $\mathrm{s}+3$ <br> (Array_s[3]) | $\mathrm{s}+4$ <br> (Array_s[4]) | $\mathrm{s}+5$ <br> (Array_s[5]) | $\mathrm{s}+6$ <br> (Array_s[6]) |

The "year" is designated as four-digit indication.
The weekday stored in s+6 (Array_s[6]) is indicated from 0 to 6 . The table below shows the assignment of weekdays:

| Weekday | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage value | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The clock data specified in s+0 (Array_s[0]) through s+6 (Array_s[6]) exceed the relevant value range.
(Error code 4100)
- The device specified by s exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program Example

DATEWRP
With leading edge from X 40 , the following program writes the clock data in binary format at the inputs to the internal CPU clock. The inputs are assigned to the clock data as follows:

$$
\begin{array}{ll}
\text { X30 - X3F }=\text { year } & \text { X18 }- \text { X1F }=\text { hour } \\
\text { X28-X2F }=\text { month } & \text { X10 }- \text { X17 }=\text { minute } \\
\text { X20 - X27 }=\text { day } & \text { X8 }- \text { XF }=\text { second }
\end{array}
$$

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D0 | D1 | D2 | D3 | D4 | D5 | D6 |




[^68]
### 7.15.3 DATE+, DATE+P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | UsableDevices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct $\square$ |  | Special <br> Function Module U $\square$ G | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | EC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | DATE + |  |  | DATEPLUS_M s1.s2.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Clock data to be added to |  | Array [0..2] of |
| s2 | Clock data to be added | BIN 16-bit |  |
| $d$ | First number of device storing the clock data of the operation result |  |  |

## Functions

## Adding clock data

## DATE+ Addition instruction

The DATE+ instruction adds the clock data stored in the devices specified from s2 on to the clock data stored in the devices specified from s1 on. The clock data of the operation result is stored in the devices specified from d.

The following table contains the value range of clock data in (s1)+0 through (s1)+2 (Array_s1[0] through Array_s1[2]), (s2)+0 through (s2)+2 (Array_s2[0] through Array_s2[2]), and d+0 through d+2 (Array_d[0] through Array_d[2]):

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | 0-23 | 0-59 | 0-59 | - |
| Devices | - | - | - | $\begin{gathered} s 1+0 \\ \text { (Array_s1[0]) } \end{gathered}$ | $\begin{gathered} \text { s1+1 } \\ \text { (Array_s1[1]) } \end{gathered}$ | $\begin{gathered} \text { s1+2 } \\ \text { (Array_s1[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { s2+0 } \\ \text { (Array_s2[0]) } \end{gathered}$ | $\begin{gathered} \text { s2+1 } \\ \text { (Array_s2[1]) } \end{gathered}$ | $\begin{gathered} \text { s2+2 } \\ \text { (Array_s2[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \mathrm{d}+0 \\ (\text { Array_d[0]) } \end{gathered}$ | $\begin{gathered} d+1 \\ \text { (Array_d[1]) } \end{gathered}$ | $\begin{gathered} d+2 \\ \text { (Array_d[2]) } \end{gathered}$ | - |


${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second
In the following diagram to the clock data
6 hours, 32 minutes, 40 seconds ((s1)+0 through (s1)+2, (Array_s1[0] through Array_s1[2])) the clock data
7 hours, 48 minutes, 10 seconds ((s2)+0 through (s2)+2, (Array_s2[0] through Array_s2[2])) is added. The result
14 hours, 20 minutes, 50 seconds is stored in d+0 through d+2 (Array_d[0] through Array_d[2]).
$\square$

[^69]If the addition result of clock data exceeds 24 hours, 24 hours are subtracted automatically to achieve a correct time value.

The following diagram illustrates the addition of 14 hours, 20 minutes, and 30 seconds to 20 hours, 20 minutes, and 20 seconds.
The result would be 34 hours, 40 minutes, and 50 seconds.
Since this result is not a correct time format, after the subtraction of 24 hours, the correct result is 10 hours, 40 minutes, and 50 seconds (10:40:50 the next day).


[^70]NOTE Refer to section 7.15.2 "DATEWR, DATEWRP" for further information on that topic.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The clock data in (s1)+0 through (s1)+2 (Array_s1[0] through Array_s1[2]) and (s2)+0 through (s2)+2 (Array_s2[0] through Array_s2[2]) exceed the input range. (Error code 4100)
- The device specified by s1, s2 or d exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU)
(Error code 4101)

Program Example

DATE+P
With leading edge from X 20 , the following program reads the clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D0 through D6 (see first diagram after the program example below).
The DATE+P instruction adds one hour (D10, D11, D12) to the read data. The result is stored in D100 through D102 (see second diagram after the program example below).

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | $\begin{gathered} \text { D0 } \\ \text { (var_DO[0]) } \end{gathered}$ | $\begin{gathered} \text { D1 } \\ \text { (var_D0[1]) } \end{gathered}$ | $\begin{gathered} \text { D2 } \\ \text { (var_D0[2]) } \end{gathered}$ | $\begin{gathered} \text { D3 } \\ \text { (var_D0[3]) } \end{gathered}$ | $\begin{gathered} \text { D4 } \\ \text { (var_D0[4]) } \end{gathered}$ | $\begin{gathered} \text { D5 } \\ \text { (var_D0[5]) } \end{gathered}$ | $\begin{gathered} \text { D6 } \\ \text { (var_D0[6]) } \end{gathered}$ |
| Devices | - | - | - | $\begin{gathered} \text { D20 } \\ \text { (var_D20[0]) } \end{gathered}$ | $\begin{gathered} \text { D21 } \\ \text { (var_D20[1]) } \end{gathered}$ | $\begin{gathered} \text { D22 } \\ \text { (var_D20[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { D10 } \\ \text { (var_D10[0]) } \end{gathered}$ | $\begin{gathered} \text { D11 } \\ \text { (var_D10[1]) } \end{gathered}$ | $\begin{gathered} \text { D12 } \\ \text { (var_D10[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { D100 } \\ \text { (var_D100[0]) } \end{gathered}$ | $\begin{gathered} \text { D101 } \\ \text { (var_D100[1]) } \end{gathered}$ | $\begin{gathered} \text { D102 } \\ \text { (var_D100[2]) } \end{gathered}$ | - |



NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

The diagram below illustrates reading clock data via the DATERDP instruction.

${ }^{1}$ Clock element
${ }^{2}$ Year
${ }^{3}$ Month (January $=1$, December $=12$ )
4 Day
${ }^{5}$ Hour (24-hour format)
${ }^{6}$ Minute
7 Second
${ }^{8}$ Day of the week
${ }^{9}$ Clock data

The diagram below illustrates the addition via the DATE+P instruction.


1 Hour
2 Minute
${ }^{3}$ Second

### 7.15.4 DATE-, DATE-P

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special Function U $\square$ G $\square$ | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | OtherDY |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | $\bullet$ | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing clock data to be subtracted from |  |
| s2 | First number of device storing clock data to be subtracted | BIN 16-bit |
| d | First number of device storing the clock data of the subtraction result |  |

## Functions Subtracting clock data

## DATE- Subtraction instruction

The DATE instruction subtracts clock data stored in the device specified from s2 on from the clock data in the device specified from s1 on. The clock data of the operation result is stored in the device specified from d on.

The following table shows the input ranges of clock data stored in ( s 1 ) +0 through ( s 1 )+2 (Array_s1[0] through Array_s1[2]), (s2)+0 through (s2)+2 (Array_s2[0] through Array_s2[2]) and d+0 through d+2 (Array_d[0] through Array_d[2]).

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | 0-23 | 0-59 | 0-59 | - |
| Devices | - | - | - | $\begin{gathered} \text { s1+0 } \\ \text { (Array_s1[0]) } \end{gathered}$ | $\begin{gathered} \text { s1+1 } \\ \text { (Array_s1[1]) } \end{gathered}$ | $\begin{gathered} \text { s1+2 } \\ \text { (Array_s1[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { s2+0 } \\ \text { (Array_s2[0]) } \end{gathered}$ | $\begin{gathered} s 2+1 \\ \text { (Array_s2[1]) } \end{gathered}$ | $\begin{gathered} \text { s2+2 } \\ \text { (Array_s2[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \mathrm{d}+0 \\ (\text { Array_d[0]) } \end{gathered}$ | $\begin{gathered} d+1 \\ \text { (Array_d[1]) } \end{gathered}$ | $\begin{gathered} \mathrm{d}+2 \\ \text { (Array_d[2]) } \end{gathered}$ | - |



${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second
The following diagram illustrates the subtraction of 3 hours, 50 minutes, and 10 seconds ((s2)+0 through (s2)+2, (Array_s2[0] through Array_s2[2])) from 10 hours, 40 minutes, and 20 ((s1)+0 through (s1)+2, (Array_s1[0] through Array_s1[2]) ). The result, 6 hours, 50 minutes, and 10 seconds is stored in d+0 through d+2 (Array_d[0] through Array_d[2]).


[^71]If the subtraction result of clock data becomes negative, 24 hours are added automatically to achieve a correct time value.

The following diagram illustrates the subtraction of 10 hours, 42 minutes, and 12 seconds from 4 hours, 50 minutes, and 32 seconds.
The result would be -6 hours, 8 minutes, and 20 seconds.
Since this result is not a correct time format, after the addition of 24 hours, the correct result is 18 hours, 8 minutes, and 20 seconds (18:08:20 the day before).

${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second

NOTE Refer to section 7.15.2 "DATEWR, DATEWRP" for further information on that topic.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The clock data in (s1)+0 through (s1)+2 (Array_s1[0] through Array_s1[2]) and (s2)+0 through (s2)+2 (Array_s2[0] through Array_s2[2]) exceed the input range. (Error code 4100)
- The device specified by s1 or s2 or d exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU)
(Error code 4101)


## Program Example

DATE-P
With leading edge from X1C, the following program reads the clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D100 through D106 (see first diagram after the program example below).
The DATE-P instruction subtracts 10 hours (D10), 40 minutes (D11) and 10 seconds (D12) from the read data. To the negative subtraction result, -8 hours, 41 minutes and 10 seconds is added 24 hours automatically. The correct result, 16 hours, 41 minutes and 10 seconds (16:41:10 the day before) is stored in R10 through R12 (see second diagram after the program example below).

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | $\begin{gathered} \text { D100 } \\ \text { (var_D100[0]) } \end{gathered}$ | $\begin{gathered} \text { D101 } \\ \text { (var_D100[1]) } \end{gathered}$ | $\begin{gathered} \text { D102 } \\ \text { (var_D100[2]) } \end{gathered}$ | $\begin{gathered} \text { D103 } \\ \text { (var_D100[3]) } \end{gathered}$ | $\begin{gathered} \text { D104 } \\ (\text { var_D100[4]) } \end{gathered}$ | $\begin{gathered} \text { D105 } \\ \text { (var_D100[5]) } \end{gathered}$ | $\begin{gathered} \text { D106 } \\ \text { (var_D100[6]) } \end{gathered}$ |
| Devices | - | - | - | $\begin{gathered} \hline \text { D1000 } \\ (\text { var_D1000[0]) } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { D1001 } \\ (\text { var_D1000[1]) } \end{array}$ | $\begin{gathered} \text { D1002 } \\ (\text { var_D1000[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { D10 } \\ \text { (var_D10[0]) } \end{gathered}$ | $\begin{gathered} \text { D11 } \\ \text { (var_D10[1]) } \end{gathered}$ | $\begin{gathered} \text { D12 } \\ \text { (var_D10[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { R10 } \\ \text { (var_R10[0]) } \end{gathered}$ | $\begin{gathered} \text { R11 } \\ \text { (var_R10[1]) } \end{gathered}$ | $\begin{gathered} \text { R12 } \\ \text { (var_R10[2]) } \end{gathered}$ | - |



NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

The diagram below illustrates reading clock data via the DATERDP instruction.

| 1 | D100 | 95 | 2 |
| :---: | :---: | :---: | :---: |
|  | D101 | 4 | 3 |
|  | D102 | 20 | 4 |
|  | D103 | 3 | 5 |
|  | D104 | 21 | 69 |
|  | D105 | 20 | 7 |
|  | D106 | 1 | 8 |

${ }^{1}$ Clock element
2 Year
${ }^{3}$ Month (January $=1$, December $=12$ )
4 Day
${ }^{5}$ Hour (24-hour format)
${ }^{6}$ Minute
7 Second
${ }^{8}$ Day of the week
${ }^{9}$ Clock data

The diagram below illustrates the subtraction via the DATE-P instruction.

| D103 | 3 | 1 | D10 | 10 | 1 | R10 | 16 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | 21 | 2 - | D11 | 40 | 2 | R11 | 41 | 2 |
| D105 | 20 | 3 | D12 | 10 | 3 | R12 | 10 | 3 |

${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second

### 7.15.5 SECOND, SECONDP, HOUR, HOURP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | SECOND $\quad s$ |  | SECOND_M s.d |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| SECOND |  |  |  |
| s | Hours, minutes, seconds | BIN | Array [0..2] of ANY16 |
| d | Seconds |  | ANY32 |
| HOUR |  |  |  |
| s | Seconds |  | ANY32 |
| d | Hours, minutes, seconds | $\begin{aligned} & \text { BIN } \\ & 16-/ 32 \text {-bit } \end{aligned}$ | Array [0..2] of ANY16 |

## Functions Changing the clock data format

## SECOND Changing time format from hh:mm:ss to seconds

The SECOND instruction changes the clock data in the devices s+0 through s+2 (Array_s[0]) through (Array_s[2]) from the time format hh:mm:ss to the format seconds only. The result is stored in the devices specified by $d$ and $d+1$ (Array_d[0]) through (Array_d[1]).

The following table shows the input ranges of clock data stored in s+0 through s+2 (Array_s[0]) through (Array_s[2]):

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | $0-23$ | $0-59$ | $0-59$ | - |
| Devices | - | - | - | $\mathrm{S}+0$ <br> (Array_s[0]) | $\mathrm{S}+1$ <br> (Array_s[1]) | $\mathrm{S}+2$ <br> (Array_s[2]) | - |
| Devices | - | - | - | - | $\mathrm{d}+0$ <br> (Array_d[0]) <br> through <br> $\mathrm{d}+1$ <br> (Array_d[1]) | - |  |


${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second
${ }^{4}$ Time value in seconds
The following diagram shows the conversion of 4 hours, 29 minutes, and 31 seconds into 16171 seconds.

${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second
${ }^{4}$ Time value in seconds

## HOUR Changing time format from seconds to hh:mm:ss

The HOUR instruction changes the clock data in the devices s+0 through s+1 (Array_s[0]) through (Array_s[1]) from the time format seconds only to the format hh:mm:ss.

The following table shows the input ranges of clock data to be stored in $d+0$ through $d+2$ (Array_d[0]) through (Array_d[2]):

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | $0-23$ | $0-59$ | $0-59$ | - |
| Devices | - | - | - | $\mathrm{d}+0$ <br> (Array_d[0]) | $\mathrm{d}+1$ <br> (Array_d[1]) | $\mathrm{d}+2$ <br> (Array_d[2]) | - |
| Devices | - | - | - | - | $\mathrm{S}+0$ <br> (Array_s[0]) <br> through <br> $\mathrm{S}+1$ <br> (Array_s[1] | - |  |



The following diagram shows the conversion of 45325 seconds into 12 hours, 35 minutes, and 25 seconds.


## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The clock data in s+0 (Array_s[0]) through s+2 (Array_s[2]) for the SECOND instruction or in $s+0$ and $s+1$ for the HOUR instruction exceed the input range.
(Error code 4100)
- The device specified by s exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU.)
(Error code 4101)


## Program

Example 1

## SECONDP

With leading edge from X20, the following program reads clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D10 through D16 (see first diagram after the program example below).

The hours, minutes, and seconds of clock data are converted into seconds only via the SECONDP instruction. The result is stored in D100 and D101 (see second diagram after the program example below).

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D10 <br> (var_D10[0]) | D11 <br> (var_D10[1]) | D12 <br> (var_D10[2]) | D13 <br> (var_D10[3]) | D14 <br> (var_D10[4]) | D15 <br> (var_D10[5]) | D16 <br> (var_D10[6]) |
| Devices | - | - | - | D20 <br> (var_D20[0]) | D21 <br> (var_D20[1]) | D22 <br> (var_D20[2]) | - |
| Devices |  |  |  |  |  |  | D100 <br> (var_D10[0]) <br> to |



The diagram below illustrates reading clock data via the DATERDP instruction.

${ }^{1}$ Clock element
${ }^{2}$ Year
${ }^{3}$ Month (January = 1, December $=12$ )
${ }^{4}$ Day
${ }^{5}$ Hour (24-hour format)
${ }^{6}$ Minute
${ }^{7}$ Second
${ }^{8}$ Day of the week
${ }^{9}$ Clock data

The diagram below illustrates the conversion into seconds via the SECONDP instruction.

${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second
${ }^{4}$ Converted seconds

## Program

## Example 2

HOURP
With leading edge from X20, the following program converts the seconds stored in D0 and D1 into hours, minutes, and seconds. The result is stored in D100 through D102.

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | - | - | - | D0 <br> (var_D0[1]) | D1 <br> (var_D0[2]) | D2 <br> (var_D0[3]) | - |
| Devices | - | - | - | - | - | D100 <br> (var_D100[0]) <br> to <br> D101 <br> (var_D100[1]) | - |

${ }^{1}$ Value to be converted into seconds
${ }^{2}$ Hour
${ }^{3}$ Minute
${ }^{4}$ Second

NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

DT=, DT<>, DT>, DT<=, DT<, DT>=
7.15.6 $\mathrm{DT}=, \mathrm{DT}<>, \mathrm{DT}>, \mathrm{DT}<=, \mathrm{DT}<, \mathrm{DT}>=$

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher. QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special Function Module | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \text { K, H } \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n | - | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing the data to be compared | BIN 16-bit |
| s2 | Value of the data to be compared or the number of the stored data to be compared |  |
| $n$ |  |  |

## Functions Date comparison

$\mathrm{DT}=, \mathrm{DT}<>, \mathrm{DT}>, \mathrm{DT}<=, \mathrm{DT}<, \mathrm{DT}>=$ Date comparison
This instruction compares the date data specified by s1 with those specified by s2, or the date data specified by s1 with current date data. Setting n determines the data to be compared.

- Comparison of given date data

This instruction treats the date data specified by s1 and s2 as a normally open contact, and then compares the data in accordance with the value of $n$.


- Comparison of current date data

This instruction treats the date data specified by $s 1$ and the current date data as a normally open contact, and then compares the data in accordance with the value of $n$. Date data specified by s2 is treated as dummy data, and is ignored.


NOTE When eithers1 or 22 corresponds to any of the following conditions in comparing given or current date data with given date data, an operation error (error code 4101) or a malfunction may occur.

- The range of the devices to be used for the index modification is specified over the range of the device specified by s1 or s2.
- File registers are specified by by s1 or s2 without a register set.

This instruction sets BIN values for each item.
This instruction sets the year of four digits selected from 1980 to 2079 with the BIN value specified by s1 or s2.
This instruction sets the month selected from 1 to 12 (January to December) with the BIN value specified by s1+1 or s2+1.

This instruction sets the day selected from 1 to 31 (1st to 31 st) for with the BIN value specified by s1+2 or s2+2.

This instruction specifies the following values at n so that the data to be compared can be specified.

The bit configuration specified at n is as follows.

|  | This instruction specifies 0 at bits b3 to b14. The instruction will be non-conductive status without specifying 0 regardless of the operation result. |
| :---: | :---: |

- Date data to be compared (from bit 0 to bit 2)

0: Does not compare specified date data (year/month/day).
1: Compares specified date data (year/month/day).

- Operation data to be compared (bit 15)

0 : Compares the date data specified by s1 with the date data specified by s2.
1: Compares the date data specified by s1 with the current date data.
Ignores the date data specified by s2.

- The following table shows processing details.

| n value for com- <br> parison of speci- <br> fied date data <br> with given date <br> data | n value for com- <br> parison of speci- <br> fied date data <br> with current date <br> data | Date to be <br> compared | Processing details |
| :---: | :---: | :--- | :--- |
| 0001 H | 8001 H | Day | Comparison of days (s1+2) |
| 0002 H | 8002 H | Month | Comparison of months (s1+1) |
| 0003 H | 8003 H | Month, day | Comparison of months (s1+1) and days (s1+2) |
| 0004 H | 8004 H | Year | Comparison of years (s1) |
| 0005 H | 8005 H | Year, day | Comparison of years (s1) and days (s1+2) |
| 0006 H | 8006 H | Year, month | Comparison of years (s1) and months (s1+1) |
| 0007H |  | Year, month, day | Comparison of years (s1), <br> months (s1+1) and days (s1+2) |
| Other than 0001 H to 0007 H, <br> 8001 H to 8007 H |  | No objects | No comparison of years (s1), months (s1+1) and <br> days (s1+2) (Non-conductive) |

If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Even if they are not recognized as date data but the range of the devices is within the setting range, SM709 will not be turned on.

Moreover, if the range of devices specified by $s 1$ to $s 1+2$ or $s 2$ to $s 2+2$ exceeds the range of specified devices, SM709 will be turned on after the instruction execution and no-conductive status will be made.

Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.

The following table shows the comparison operation results for each instruction:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $<>$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ | $\mathrm{~s} 1=\mathrm{s} 2$ |
| $>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $>=$ | $s 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

- The following figure shows the comparison example of dates:


The following table shows the conductive states resulting from performing the comparison operation of the dates $\mathrm{A}, \mathrm{B}$, and C shown above. Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

| Comparison Objects | Comparison Condition |  |  |
| :--- | :---: | :---: | :---: |
|  | $\mathbf{A}<\mathbf{B}$ | $\mathbf{B}<\mathbf{C}$ | A<C |
| Day | $\bullet$ | $\bigcirc$ | $\bigcirc$ |
| Month | $\bigcirc$ | $\bullet$ | $\bigcirc$ |
| Month, day | $\bigcirc$ | $\bullet$ | $\bigcirc$ |
| Year | $\bullet$ | $\bullet$ | $\bullet$ |
| Year, day | $\bullet$ | $\bullet$ | $\bullet$ |
| Year, month | $\bullet$ | $\bullet$ | $\bullet$ |
| Year, month, day | $\bullet$ | $\bullet$ | $\bullet$ |
| No objects | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

-Conductive
ONon-conductive

- Even if the dates to be compared do not exist practically, this instruction executes the comparison operation for the objects with the settable dates in accordance with the following condition.
- Date A: 2006/02/30 (This date is settable, though it does not exist.)
- Date B: 2007/03/29
- Date C: 2008/02/31 (This date is settable, though it does not exist.)

| Comparison Objects | Comparison Condition |  |  |
| :---: | :---: | :---: | :---: |
|  | A<B | B<C | A<C |
| Day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Month | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Month, day | $\bigcirc$ | $\bigcirc$ | 0 |
| Year | $\bigcirc$ | $\bigcirc$ | 0 |
| Year, day | $\bigcirc$ | $\bigcirc$ | 0 |
| Year, month | $\bigcirc$ | $\bigcirc$ | 0 |
| Year, month, day | $\bigcirc$ | $\bigcirc$ | 0 |
| No objects | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

-Conductive
ONon-conductive

Program
Example 1

LDDT=
The following program compares the data stored in D0 with the data (year, month, and day) stored in D10, and turns Y33 ON when the data stored in D0 meet the data stored in D10.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

## Program

Example 2

## ANDDT<>

The following program compares the data stored in D0 with the current date data (year and
month), and turns Y33 ON when the data stored in D0 do not meet the current date data, when MO is turned on.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

## Program

Example 3
ANDDT>
The following program compares the data stored in D0 with the data (year and day) stored in D10, and turns Y33 ON when the data value stored in D10 is smaller than the data value stored in D0, when MO is turned on.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

Program
Example 4

ORDT<=
The following program compares the data stored in D0 with the current date data (year), and turns Y33 ON when the value of the current date data is the data value stored in D0 or larger.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

### 7.15.7 $\quad \mathrm{TM}=, \mathrm{TM}<>, \mathrm{TM}>, \mathrm{TM}<=, \mathrm{TM}<, \mathrm{TM}>=$

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{\bullet}^{1)}$ | $\bullet$ |

${ }^{1} \mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}:$ The serial number (first five digits) is "10102" or higher.
QnUDE(H)CPU: The serial number (first five digits) is "10102" or higher.

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function <br> Module <br> UCIG | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \mathbf{K}, \mathbf{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| n | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing the data to be compared |  |
| s2 |  |  |
|  | Value of the data to be compared or the number of the stored data to be compared |  |

## Functions Clock comparison

TM=, TM<>, TM>, TM<=, TM<, TM>= Clock comparison
This instruction compares the clock data specified by s1 with those specified by s2, or the clock data specified by s 1 with current time data. Setting n determines the data to be compared.

- Comparison of given clock data

This instruction treats the clock data specified by s1 and s2 as a normally open contact, and then compares the data in accordance with the value of $n$.


- Comparison of current time data

This instruction treats the clock data specified by s1 and the current time data as a normally open contact, and then compares the data in accordance with the value of $n$.
Time data specified by s 2 is treated as dummy data, and is ignored.


NOTE When eithers1 or s2 corresponds to any of the following conditions in comparing given or current time data with given clock data, an operation error (error code 4101) or a malfunction may occur.

- The range of the devices to be used for the index modification is specified over the range of the device specified by s1 or s2.
- File registers are specified by by s1 or s2 without a register set.

This instruction sets BIN values for each item.
This instruction sets the time selected from 0 to 23 (midnight to 23 o'clock) with the BIN value specified by s1 or s2 (uses 24-hour clock).
This instruction sets the minute selected from 0 to 59 with the BIN value specified by s1+1 or s2+1.

This instruction sets the second selected from 0 to 59 for with the BIN value specified by s1+2 or s2+2.

This instruction specifies the following values at n so that the data to be compared can be specified.

The bit configuration specified at n is as follows.


- Clock data to be compared (from bit 0 to bit 2)

0: Does not compare specified clock data (hour/minute/second).
1: Compares specified clock data (hour/minute/second).

- Operation data to be compared (bit 15)

0 : Compares the clock data specified by s1 with the clock data specified by s2.
1: Compares the clock data specified by s1 with the current time data.
Ignores the clock data specified by s2.

- The following table shows processing details.

| n value for com- <br> parison of speci- <br> fied clock data <br> with given clock <br> data | n value for com- <br> parison of speci- <br> fied clock data <br> with current time <br> data | Time to be <br> compared | Processing details |
| :---: | :---: | :--- | :--- |
| 0001 H | 8001 H | Second | Comparison of seconds (s1+2) |
| 0002 H | 8002 H | Minute | Comparison of minutes (s1+1) |
| 0003 H | 8003 H | Minute, second | Comparison of minutes (s1+1) and seconds (s1+2) |
| 0004 H | 8004 H | Hour | Comparison of hours (s1) |
| 0005 H | 8005 H | Hour, second | Comparison of hours (s1) and seconds (s1+2) |
| 0006 H | 8006 H | Hour, minute | Comparison of hours (s1) and minutes (s1+1) |
| 0007 H |  | 8007 H | Hour, minute, <br> second |
| Comparison of hours (s1), <br> minutes (s1+1) and seconds (s1+2) |  |  |  |
| Other than 0001 H to 0007 H, <br> 8001 H to 8007 H |  | No objects | No comparison of hours (s1), minutes (s1+1) and <br> seconds (s1+2) (Non-conductive) |

If the data stored in the devices to be compared are not recognized as clock data, SM709 will be turned on after the instruction execution and no-conductive status will be made.
Moreover, if the range of devices specified by $s 1$ to $s 1+2$ or $s 2$ to $s 2+2$ exceeds the range of specified devices, SM709 will be turned on after the instruction execution and no-conductive status will be made.
Once SM709 is turned on, on-status will be retained until the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.

The following table shows the comparison operation results for each instruction.

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $<>$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ | $\mathrm{~s} 1=\mathrm{s} 2$ |
| $>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $>=$ | $\mathrm{s} 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

- The following figure shows the comparison example of time.


The following table shows the conductive states resulting from performing the comparison operation of the clock data $A, B$, and $C$ shown above. Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

| Comparison Objects | Comparison Condition |  |  |
| :--- | :---: | :---: | :---: |
|  | $\mathbf{A}<\mathbf{B}$ | $\mathbf{B}<\mathbf{C}$ | $\mathbf{A}<\mathbf{C}$ |
| Second | $\bullet$ | $\bigcirc$ | $\bigcirc$ |
| Minute | $\bigcirc$ | $\bullet$ | $\bigcirc$ |
| Minute, second | $\bigcirc$ | $\bullet$ | $\bigcirc$ |
| Hour | $\bullet$ | $\bullet$ | $\bullet$ |
| Hour, second | $\bullet$ | $\bullet$ | $\bullet$ |
| Hour, minute | $\bullet$ | $\bullet$ | $\bullet$ |
| Hour, minute, second | $\bullet$ | $\bullet$ | $\bullet$ |
| No objects | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

-Conductive
ONon-conductive

## Program

Example 1

LDTM=
The following program compares the data stored in D0 with the data (hour, minute, and second) stored in D10, and turns Y33 ON when the data stored in D0 meet the data stored in D10.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## Program ANDTM<>

## Example 2

The following program compares the data stored in D0 with the current time data (hour and minute), and turns Y33 ON when the data stored in D0 do not meet the current date data, when MO is turned on.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

## Program <br> ANDTM>

## Example 3

The following program compares the data stored in D0 with the data (hour and second) stored in D10, and turns Y33 ON when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

## Program

Example 4

## ORTM<=

The following program compares the data stored in D0 with the current time data (hour), and turns Y33 ON when the value of the current time data is the data value stored in D0 or larger.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

### 7.16 Expansion clock instructions

The expansion clock instructions read, add and subtract the clock data of the internal CPU clock. In contrast to the instructions described in section 7.15 these instructions can process milliseconds as well.

The table below gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | S.DATERD |  |
| Adding clock data | SP.DATERD |  |
|  | S.DATE + |  |
| Subtracting clock data | SP.DATE + |  |

### 7.16.1 S.DATERD, SP.DATERP

CPU

${ }^{1}$ High performance model QCPU, Process CPU, Redundant CPU:
The serial number (first five digits) is "07032" or higher.

Devices


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| d | First number of device storing clock data being read | BIN 16-bit | Array [0..7] of <br> ANY16 |

## Functions Reading expansion clock data

## S.DATERD Read instruction

The S.DATERD instruction reads year, month, day, hour, minute, second, weekday, and millisecond from the clock element of the CPU module and stores the clock data in binary format in the devices specified by $d+0$ (Array_d[0]) through $d+7$ (Array_d[7]). The assignment of registers to clock data is illustrated below:

| d+0, Array_d[0] = year | (1) |
| :---: | :---: |
| d+1, Array_d[1] = month (January = 1, December = 12) | (2) |
| d+2, Array_d[2] = day | (3) |
| d +3 , Array_d[3] = hour (24 hour format) | (4) |
| $\mathrm{d}+4$, Array_d[4] $=$ minute | (5) |
| d+5, Array_d[5] = second | (6) |
| $d+6$, Array_d[6] = day of the week | (7) |
| $d+7$, Array_d[7] = millisecond | (8) |


|  | d | 1 |
| :---: | :---: | :---: |
|  | d+1 | 2 |
|  | d+2 | 3 |
|  | d+3 | 4 |
| Clock element | d+4 | 5 |
|  | d+5 | 6 |
|  | d+6 | 7 |
|  | d+7 | 8 |

The following table contains the value range of clock data in $d+0$ through $d+7$ (Array_d[0]) through (Array_d[7]):

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week | Millisecond |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | $1980-2079$ | $1-12$ | $1-31$ | $0-23$ | $0-59$ | $0-59$ | $0-6$ | $0-999$ |
| Devices | $d+0$ <br> $($ Array_d[0]) | $d+1$ <br> (Array_d[1]) | $d+2$ <br> (Array_d[2]) | $d+3$ <br> (Array_d[3]) | $d+4$ <br> (Array_d[4]) | $d+5$ <br> (Array_d[5]) | $d+6$ <br> (Array_d[6]) | $d+7$ <br> (Array_d[7]) |

The "year" is stored as four-digit indication.
The day of the week stored in $d+6$ (Array_d[6]) is indicated from 0 to 6 . The table below shows the assignment of weekdays:

| Weekday | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage value | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

Leap years are calculated automatically by the CPU clock.

Operation Errors

In the following case an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)


## Program Example

## SP.DATERD

The following program reads clock data from the internal CPU clock and outputs it in BCD format at the outputs as follows:

| $\mathrm{Y} 70-\mathrm{Y} 7 \mathrm{~F}=$ year | $\mathrm{Y} 68-\mathrm{Y} 6 \mathrm{~F}=$ month |
| :--- | :--- |
| $\mathrm{Y} 60-\mathrm{Y} 67=$ day | $\mathrm{Y} 58-\mathrm{Y} 5 \mathrm{~F}=$ hour |
| $\mathrm{Y} 50-\mathrm{Y} 57=$ minute | $\mathrm{Y} 48-\mathrm{Y} 4 \mathrm{~F}=$ second |
| $\mathrm{Y} 44-\mathrm{Y} 47=$ day of the week | $\mathrm{Y} 38-\mathrm{Y} 43=$ millisecond |


| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week | Millisecond |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |


${ }^{1}$ Clock data
${ }^{2}$ Year
${ }^{3}$ Month, day
${ }^{4}$ Hour, minute
${ }^{5}$ Second, day of the week
${ }^{6}$ Millisecond

NOTES This instruction reads clock data and stores those to a specified device even if a wrong clock data is set to the CPU module (example: Feb. 30th). When setting clock data with the DATEWR instruction or witha programming tool, make sure to set a correct data.

Time error of reading a clock data of millisecond is a maximum of 2 ms . (Difference between the data memorized by clock element inside of the CPU module and the data read by this function.)
Specifying digit for the bit device can be used only when the following two conditions are met:

- Digit specification: K4
- Head of device: multiple of 16

When the above conditions are not met, INSTRCT CODE ERR. (Error code 4004) will occur.

### 7.16.2 S.DATE+, SP.DATE+

## CPU


${ }^{1}$ High performance model QCPU, Process CPU, Redundant CPU:
The serial number (first five digits) is "07032" or higher.

Devices

|  | UsableDevices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special FunctionModule UCIG | $\begin{array}{\|c} \text { Index Register } \\ \text { Zn } \end{array}$ | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | $\bullet$ | - | - | - | - | - | - | - |
| d | - | $\bigcirc$ | $\bullet$ | - | - | - | - | - | - |

GXIEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $s 1$ | Clock data to be added to |  | BIN 16-bit | \(\left.\begin{array}{l}Array [0..4] of <br>

ANY16\end{array}\right]\)

## Functions Adding expansion clock data

## S.DATE+ Addition instruction

The S.DATE+ instruction adds the clock data stored in the devices specified from s2 on to the clock data stored in the devices specified from s1 on. The clock data of the operation result is stored in the devices specified from d.

The following table contains the value range of clock data in (s1)+0 through (s1)+4 (Array_s1[0] through Array_s1[4]), (s2)+0 through (s2)+4 (Array_s2[0] through Array_s2[4]), and d+0 through d+4 (Array_d[0] through Array_d[4]):

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week | Millisecond |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | 0-23 | 0-59 | 0-59 | - | 0-999 |
| Devices | - | - | - | $\begin{gathered} \text { (s1)+0 } \\ \text { (Array_s1[0]) } \end{gathered}$ | $\begin{gathered} \text { (s1)+1 } \\ \text { (Array_s1[1]) } \end{gathered}$ | $\begin{gathered} (\mathrm{s} 1)+2 \\ \text { (Array_s1[2]) } \end{gathered}$ | - | $\begin{gathered} \text { (s1)+4 } \\ \text { (Array_s1[4]) } \end{gathered}$ |
| Devices | - | - | - | $\begin{gathered} \text { (s2)+0 } \\ \text { (Array_s2[0]) } \end{gathered}$ | $\begin{gathered} \text { (s2)+1 } \\ \text { (Array_s2[1]) } \end{gathered}$ | $\begin{gathered} \text { (s2)+2 } \\ \text { (Array_s2[2]) } \end{gathered}$ | - | $\begin{gathered} \text { (s2)+4 } \\ \text { (Array_s2[4]) } \end{gathered}$ |
| Devices | - | - | - | $\begin{gathered} \mathrm{d}+0 \\ (\text { Array_d[0]) } \end{gathered}$ | $\begin{gathered} d+1 \\ (\text { Array_d[1]) } \end{gathered}$ | $\begin{gathered} d+2 \\ \text { (Array_d[2]) } \end{gathered}$ | - | $\begin{gathered} \mathrm{d}+4 \\ \text { (Array_d[4]) } \end{gathered}$ |


| s1 <br> (s1) +1 <br> $(\mathrm{s} 1)+2$ <br> (s1) +3 <br> (s1) +4 | Hour | + | s2$\begin{aligned} & (\mathrm{s} 2)+1 \\ & (\mathrm{~s} 2)+2 \\ & (\mathrm{~s} 2)+3 \\ & (\mathrm{~s} 2)+4 \end{aligned}$ | Hour | d | Hour |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Minute |  |  | Minute | d+1 | Minute |
|  | Second |  |  | Second | $d+2$ | Second |
|  | - |  |  | - | d+3 | - |
|  | Millisecond |  |  | Millisecond | $d+4$ | Millisecond |

For example, adding the time $7: 48: 10: 500$ to $6: 32: 40: 875$ would result in the following operation:

| s1 <br> (s1) +1 <br> $(\mathrm{s} 1)+2$ <br> (s1) +3 <br> $(\mathrm{s} 1)+4$ | Hour: 6 | + | $\begin{aligned} & \text { s2 } \\ & (\mathrm{s} 2)+1 \\ & (\mathrm{~s} 2)+2 \\ & (\mathrm{~s} 2)+3 \\ & (\mathrm{~s} 2)+4 \end{aligned}$ | Hour: 7 | d | Hour: 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Minute: 32 |  |  | Minute: 48 | d+1 | Minute: 20 |
|  | Second: 40 |  |  | Second: 10 | d+2 | Second: 51 |
|  | - |  |  | - | d+3 | - |
|  | Millisecond: 875 |  |  | Millisecond: 500 | d+4 | Millisecond: 375 |

If the addition result of clock data exceeds 24 hours, 24 hours are subtracted automatically to achieve a correct time value.

For example, when the time 20:20:20:500 is added to 14:20:30:875, the result is not 34:40:51:375, but 10:40:51:375.

| s1$\begin{aligned} & (s 1)+1 \\ & (s 1)+2 \\ & (s 1)+3 \\ & (s 1)+4 \end{aligned}$ | Hour: 14 | + | $\begin{aligned} & \text { s2 } \\ & (\mathrm{s} 2)+1 \\ & (\mathrm{~s} 2)+2 \\ & (\mathrm{~s} 2)+3 \\ & (\mathrm{~s} 2)+4 \end{aligned}$ | Hour: 20 | d | Hour: 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Minute: 20 |  |  | Minute: 20 | d+1 | Minute: 40 |
|  | Second: 30 |  |  | Second: 20 | d+2 | Second: 51 |
|  | - |  |  | - | d+3 | - |
|  | Millisecond: 875 |  |  | Millisecond: 500 | d+4 | Millisecond: 375 |

NOTE Devices $s 1+3, s 2+3$, and $d+3$ are not used for operation.
A clock data read by the $S(P)$.DATERD instruction can be directly added.


When the clock data is read by the $S(P)$.DATERD instruction, day of week is inserted between "second" and "millisecond". If the S(P).DATE+ instruction is used to add the clock data, the data can be directly used for addition since it does not perform the calculation for the day of a week.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The clock data in s1 and s2 exceed the input range.
(Error code 4100)
- The device specified by s1, s2 or d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

NOTE Specifying digit for the bit device can be used only when the following two conditions are met:

- Digit specification: K4
- Head of device: multiple of 16

When the above conditions are not met, INSTRCT CODE ERR. (Error code 4004) will occur.

## Program Example

SP.DATE+P
With leading edge from X 20 , the following program adds 1 hour to the clock data read from the clock element, and stores the results into the area starting from D100.

| Instruction List |  |
| :--- | :--- |

Time data read operation by SP.DATERD instruction


Addition by SP.DATE+ instruction

| D3 | Hour: 10 | + | D10 <br> D11 | Hour: 1 | $\begin{aligned} & \text { D100 } \\ & \text { D101 } \end{aligned}$ | Hour: 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D4 | Minute: 23 |  |  | Minute: 0 |  | Minute: 23 |
| D5 | Second: 41 |  | D12 | Second: 0 | D102 | Second: 41 |
| D6 | 2 (Tuesday) |  | D13 | - | D103 | - |
| D7 | Millisecond: 100 |  | D14 | Millisecond: 0 | D104 | Millisecond: 100 |

### 7.16.3 S.DATE-, SP.DATE-

## CPU


${ }^{1}$ High performance model QCPU, Process CPU, Redundant CPU with serial number (first five digits) of "07032" or higher

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special Function Module U $\square$ G | $\begin{gathered} \text { Index Register } \\ \mathrm{Zn} \end{gathered}$ | Constant | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $s 1$ | First number of device storing clock data to be subtracted from |  | BIN 16-bit | \(\left.\begin{array}{l}Array [0..4] <br>

of ANY16\end{array}\right]\)

## Functions Subtracting expansion clock data

## S.DATE- Subtraction instruction

The S.DATE instruction subtracts clock data stored in the device specified from s2 on from the clock data in the device specified from s1 on. The clock data of the operation result is stored in the device specified from d on.

The following table shows the input ranges of clock data stored in ( s 1 ) +0 through ( s 1 ) +4 (Array_s1[0] through Array_s1[4]), (s2)+0 through (s2)+4 (Array_s2[0] through Array_s2[4]) and $d+0$ through $d+4$ (Array_d[0] thsrough Array_d[4]) .

| Clock <br> Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week | Millisecond |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | $0-23$ | $0-59$ | $0-59$ | - | $0-999$ |
| Devices | - | - | - | $\mathrm{s} 1+0$ <br> (Array_s1[0]) | $\mathrm{s} 1+1$ <br> (Array_s1[1]) | $\mathrm{s} 1+2$ <br> (Array_s1[2]) | - | $\mathrm{s} 1+4$ <br> (Array_s1[4]) |
| Devices | - | - | - | $\mathrm{s} 2+0$ <br> (Array_s2[0]) | $\mathrm{s} 2+1$ <br> (Array_s2[1]) | $\mathrm{s} 2+2$ <br> (Array_s2[2]) | - | $\mathrm{s} 2+4$ <br> (Array_s2[4]) |
| Devices | - | - | - | $d+0$ <br> (Array_d[0]) | $d+1$ <br> (Array_d[1]) | $\mathrm{d}+2$ <br> (Array_d[2]) | - | $d+4$ <br> (Array_d[4]) |


| s1$\begin{aligned} & (\mathrm{s} 1)+1 \\ & (\mathrm{~s} 1)+2 \\ & (\mathrm{~s} 1)+3 \\ & (\mathrm{~s} 1)+4 \end{aligned}$ | Hour | - | $\begin{aligned} & \text { s2 } \\ & (\mathrm{s} 2)+1 \\ & (\mathrm{~s} 2)+2 \\ & (\mathrm{~s} 2)+3 \\ & (\mathrm{~s} 2)+4 \end{aligned}$ | Hour | d | Hour |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Minute |  |  | Minute | d+1 | Minute |
|  | Second |  |  | Second | $d+2$ | Second |
|  | - |  |  | - | d+3 | - |
|  | Millisecond |  |  | Millisecond | d+4 | Millisecond |

For example, subtracting the clock time 3:50:10:500 from 10:40:20:875 would result in the following operation:


If the subtraction result of clock data becomes negative, 24 hours are added automatically to achieve a correct time value.

For example, when the clock time 10:42:12:500 is subtracted from 4:50:32:875, the result is not -6:8:20:375, but 18:8:20:375.

| $\begin{aligned} & s 1 \\ & (s 1)+1 \\ & (s 1)+2 \\ & (s 1)+3 \\ & (s 1)+4 \end{aligned}$ | Hour: 4 | - | $\begin{aligned} & s 2 \\ & (s 2)+1 \\ & (s 2)+2 \\ & (s 2)+3 \\ & (s 2)+4 \end{aligned}$ | Hour: 10 | d | Hour: 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Minute: 50 |  |  | Minute: 42 | d+1 | Minute: 8 |
|  | Second: 32 |  |  | Second: 12 | d+2 | Second: 20 |
|  | - |  |  | - | d+3 | - |
|  | Millisecond: 875 |  |  | Millisecond: 500 | d+4 | Millisecond: 375 |

## NOTE

Operation Errors

Devices (s1) +3 , (s2) +3 , and $d+3$ are not used for operation. A clock data read by the $S(P)$.DATERD instruction can be directly subtracted.


When the clock data is read by the $S(P)$.DATERD instruction, day of week is inserted between "second" and "millisecond". If the $S(P)$.DATE- instruction is used to read the clock data, the data can be directly used for subtraction since it does not perform the calculation for the day of a week.

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The clock data in (s1)+0 through (s1)+4 ((Array_s1[0] through Array_s1[4])) and (s2)+0 through (s2)+4 ((Array_s2[0] through Array_s2[4])) exceed the input range.
(Error code 4100)
- The device specified by s1, s2 or d exceeds the range of the corresponding device.
(For the Universal model QCPU, LCPU)
(Error code 4101)

NOTE Specifying digit for the bit device can be used only when the following two conditions are met:

- Digit specification: K4
- Head of device: multiple of 16

When the above conditions are not met, INSTRCT CODE ERR. (Error code 4004) will occur.

## Program Example

SP.DATE-
With leading edge from X1C, the following program subtracts the time data stored in the area starting from D10 from the clock data read from the clock element, and stores the results into the area starting from D100.

| Instruction List | Ladder Diagram |
| :---: | :---: |
|  | ${ }^{1}$ Reads out the clock element data to DO or later. <br> ${ }^{2}$ Sets the time to D10 or later. |

Time data read operation by SP.DATERD instruction


Subtraction by SP.DATE- instruction


### 7.17 Program control instructions

The program control instructions toggle different program operation modes and check the program execution status. The table below gives an overview of the instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Switching programs into stand-by mode | PSTOP | PSTOP_M |
|  | PSTOPP | PSTOPP_M |
| Switching programs into stand-by mode and reset of outputs | POFF | POFF_M |
|  | POFFP | POFFP_M |
| Switching programs into scan execution mode | PSCAN | PSCAN_M |
|  | PSCANP | PSCANP_M |
| Switching programs into low-speed execution mode | PLOW | PLOW_M |
|  | PLOWP | PLOWP_M |
| Checking the program execution status | LDPCHK |  |
|  | ANDPCHK |  |
|  | CRPCHK |  |

NOTE Please check, whether these functions are available and supported by your version of the GX IEC Developer.

Processing when the execution type is converted with the program control instruction is as follows:

| Execution type before change | Executed Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PSCAN | PSTOP | POFF | PLOW |
| Scan execution type | No change - remains scan type execution. | Becomes stand-by type. | Output turned OFF in next scan. Becomes stand-by type from the next scan after that. | Becomes low speed execution type. |
| Initial execution type | Becomes scan execution type. | No change-remains stand-by type | Ignored |  |
| Stand-by type |  |  |  |  |
| Low speed execution type | Low speed execution type execution is stopped, becomes scan execution type from the next scan. (Execution from step 0) | Low speed execution type execution is stopped, becomes stand-by type from the next scan. | Low speed execution type execution is stopped, and output is turned OFF in the next scan. Becomes stand by type from the next scan after that. | No change - remains low speed execution type. |
| Fixed scan execution type | Becomes scan execution type. | Becomes stand-by type. | Output turned OFF in next scan. Becomes stand-by type from the next scan after that. | Becomes low speed execution type. |

NOTE Once the fixed scan execution type program is changed to another execution type, it cannot be returned to the fixed scan execution type.

As program execution type conversions by PSCAN and PSTOP instructions occur at the END processing, such conversions are impossible during program execution.
When different execution types have been set for the same program in the same scan, the execution type will be that specified by the execution switching command that was executed last.

${ }^{1}$ The order of "GHI" and "DEF" program execution is determined by the program settings parameters.
Switching from the fixed scan execution type program to the execution type program is performed in the following timing.

- For the Universal model QCPU, LCPU

The execution type is changed when the execution of the fixed scan execution type is stopped at the END processing after the program control instruction execution.

- Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

The execution of the fixed scan execution type is stopped at the execution of the program control instruction, and the execution type is changed at the END processing.

When the POFF instruction is executed, the output is turned OFF at the next scan, and the execution type will be the stand-by type at the second next scan and later.

If executed prior to the output OFF processing, the program control instruction is ignored.

### 7.17.1 PSTOP, PSTOPP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> User) |  |  | IET/H | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \backslash \square \end{aligned}$ |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | $\bullet$ | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | PSTOP | $s$ | $\begin{aligned} & \text { ENTOPM }{ }_{-} \quad \text { ENO } \\ & -s \end{aligned}$ | PSTOP_M | $s$ |

GX Works2 $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | File name of program file to be set into stand-by mode or first number of device <br> storing such data | Character string |

## Functions Setting a program into the stand-by mode

## PSTOP Switch instruction for the stand-by mode

The PSTOP instruction sets the program specified by the device in s into the stand-by mode. In this mode the program is only executed if requested.
Only program files stored in the internal memory (drive 0 ) can be set into the stand-by mode. The stand-by mode is only entered after END processing.
The PSTOP instruction is even given priority if the execution mode is specified via parameters.
The file extension.QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

## Program <br> Example

## PSTOPP

With leading edge from XO , the following program sets a program named " ABC " into the standby mode.


### 7.17.2 POFF, POFFP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> User) |  |  | IET/H | Special <br> Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \backslash \square \end{aligned}$ |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | $\bullet$ | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s$ |  | POFF_M | $s$ |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing file name of program file to be set into stand-by <br> mode including reset of outputs | Character string |

## Functions Setting a program into the stand-by mode including reset of the outputs

## POFF Switch instruction for the stand-by mode with reset outputs

The POFF instruction sets the program specified by the device in s into the stand-by mode and resets the outputs addressed by the program.

- Scan execution type:

Turns OFF outputs at the next scan (Non-execution processing). Programs are set as the stand-by type after the subsequent scan.

- Low speed execution type:

Stops the execution of the low speed execution type program and turns OFF outputs at the next scan. Programs are set as the stand-by type after the subsequent scan.

Only program files stored in the internal memory (drive 0 ) can be set into the stand-by mode.
The POFF instruction is even given priority if the execution mode is specified via parameters.
The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

NOTE Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

| Instruction | Condition of contacts and coils |
| :--- | :--- |
| OUT instruction | All contacts and coils, designated by the OUT instruction <br> are reset. |
| SET instruction | All contacts and coils, designated by these instructions |
| remain their condition. |  |

Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The specified program file does not exist. (Error code 2410)
- The file name storage destination device of s exceeds the range of the corresponding device. (Error code 4101)


## Program <br> Example

POFFP
With leading edge from $X 0$, the following program sets a program named "ABC" into the standby mode. First in this mode all outputs, addressed by the program "ABC" are reset to the same status as if the execution conditions for the instructions addressing them were not set. Then the program "ABC" enters the stand-by mode.


### 7.17.3 PSCAN, PSCANP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | vices Jser) | Ie |  |  | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-TGロ |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | PSCAN |  |  |  |

GX Works2 $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | File name of program file to be set into scan execution mode or first number of <br> device storing such data | Character string |

## Functions Setting a program into the scan execution mode

## PSCAN Switch instruction for the scan execution mode

The PSCAN instruction sets the program specified by the device in s into the scan execution mode. In this mode the program is only executed once during one program scan.
Only program files stored in the internal memory (drive 0 ) can be set into the scan execution mode.

The scan execution mode is only entered after END processing.
The PSCAN instruction is even given priority if the execution mode is specified via parameters.
The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors

Program
Example
PSCANP
With leading edge from X 0 , the following program sets a program named " $A B C$ " into the scan execution mode.


### 7.17.4 PLOW, PLOWP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  |  |  |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Interı } \\ & \text { (Sys } \end{aligned}$ | vices Jser) |  |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-TGロ |  |  |  |
| s | - | $\bigcirc$ | - | - | - | - | - | $\bigcirc$ | - |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram |
| :---: | :---: | :---: |
| MELSEC | IEC Instruction List |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | File name of program file to be set into low-speed execution mode or first number <br> of device storing such data | Character string |

## Functions Setting a program into the low-speed execution mode

## PLOW Switch instruction for the low-speed execution mode

The PLOW instruction sets the program specified by the device in s into the low-speed execution mode. In this mode the program is only executed at low processing speed.
Only program files stored in the internal memory (drive 0) can be set into the scan execution mode.

The low-speed execution mode is only entered after END processing.
The PLOW instruction is even given priority if the execution mode is specified via parameters.
The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The specified program file does not exist.
(Error code 2410)
- The program file contains a CHK instruction.
(Error code 4235)

Program
Example

## PLOWP

With leading edge from XO , the following program sets a program named "ABC" into the lowspeed execution mode.


### 7.17.5 PCHK

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) | File |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-TGロ |  |  |  |
| s | - | - | - | - | - | - | - | $\bullet$ |  |

GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | File name of the program whose execution status will be checked | Character string |

## Functions Program execution status check instruction

## PCHK Check instruction for the program execution status

Checks whether the program of the specified file name is in execution or not (non-execution).
The instruction is in conduction when the program of the specified file name is in execution, and the instruction is in non-conduction when the program is in non-execution.

Specify the file name without an extension (.QPG). For example, specify "ABC" when the file name is ABC.QPG.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The specified program file does not exist.
(Error code 2410)

Program
PCHK
Example Program that keeps Y10 ON when the program file "ABC.QPG" is being executed.


Non-execution indicates that the program execution type is a stand-by type.
Execution indicates that the program execution type is one of the following:

- a scan execution type (including during output OFF (during non-execution processing))
- a low speed execution type or
- a fixed scan execution type.
note
The PCHK instruction is in conduction when the program of the specified file name (target program) is in execution, and the instruction is in non-conduction when the program is in non-execution.
When the target program is set to non-execution (stand-by type) with the POFF instruction, the PCHK instruction is in conduction while the non-execution processing of the target program is being performed. At the END processing of the scan where the non-execution processing is completed, the target program is put into non-execution (stand-by type), and the PCHK instruction is brought into non-conduction.

Therefore, note that if the PCHK instruction is executed for the program where the non-execution processing has been completed by the POFF instruction, the PCHK instruction may be brought into conduction.

The following chart shows the operation performed when program A executes the POFF instruction of program $B$ and program $C$ executes the PCHK instruction of program $B$ with the programs being executed in order of program $A$, program $B$ and program $C$.


### 7.18 Other convenient instructions

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Reset watchdog timer | WDT | WDT_M |
|  | WDTP | WDTP_M |
| Preset number of execution scans | DUTY | DUTY_M |
| Time check | TIMCHK | TIMCHK_M |
| Direct read of one byte | ZRRDB | ZRRDB_M |
|  | ZRRDBP | ZRRDBP_M |
| Direct write of one byte | ZRWRB | ZRWRB_M |
|  | ZRWRBP | ZRWRBP_M |
| Store device for indirect designation | ADRSET | ADRSET_M |
|  | ADRSETP | ADRSETP_M |
| Numerical key input from keyboard | KEY | KEY_MD |
| Batch save of index register contents | ZPUSH | ZPUSH_M |
|  | ZPUSHP | ZPUSHP_M |
| Batch recovery of index register contents | ZPOP | ZPOP_M |
|  | ZPOPP | ZPOPP_M |
| Reading module information | UNIRD | UNIRD_M |
|  | UNIRDP | UNIRDP_M |
| Reading module model name | TYPERD |  |
|  | TYPERDP |  |
| Trace set | TRACE | TRACE_M |
| Trace reset | TRACER | TRACER_M |
| Writing data to a designated file | SP.FWRITE |  |
| Reading data from a designated file | SP.FREAD |  |
| Writing data to standard ROM | SP.DEVST |  |
| Reading data from standard ROM | S.DEVLD |  |
|  | SP.DEVLD |  |
| Loading program from memory | PLOADP | PLOADP_M |
| Unloading program from program memory | PUNLOADP | PUNLOADP_M |
| Load and unload | PSWAPP | PSWAPP_M |
| Highspeed block transfer of file register | RBMOV | RBMOV_M |
|  | RBMOVP | RBMOVP_M |
| User message | UMSG | UMSG_M |

NOTE The instructions ADRSET and ADRSETP are not supported by the GX IEC Developer.

### 7.18.1 WDT, WDTP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> User) |  |  | $\underset{\square}{\text { ETT/H }}$ | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | UCIG |  |  |  |
| - | - | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | WDT | $-\mathrm{ENDT}^{\mathrm{MDP}} \text { ENO }$ | WDT_M |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions

## Resetting the watchdog timer

## WDT Reset

The WDT instruction resets the watchdog timer (WDT) during execution of a sequence program.
The WDT instruction is only needed, if the program scan time of a sequence program from program step 0 up to the END/FEND instruction exceeds the default time setting of the WDT under certain conditions. If the default time setting of the WDT is exceeded any program scan the parameter setting of the WDT has to be adjusted accordingly.

The setting value of the WDT has to be adjusted so that neither the time period t1 (step 0 to WDT instruction) nor t2 (WDT and END/FEND instructions) exceed the WDT setting value.

${ }^{1}$ Step 0

The WDT instruction can be set any number of times within one program scan. Nevertheless, for programming remind that the outputs are not reset (0) at once.

The values of the program scan time stored in the registers are not cleared via the WDT instruction. Therefore, the stored values may be greater than the WDT values set through parameters.

### 7.18.2 DUTY

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

${ }^{1}$ SM420 through SM424 and SM430 through SM434


## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Number of scans the special relays are set | BIN 16-bit |
| n2 | Number of scans the special relays are reset | Bit |
| $d$ | Address of special relay SM420-SM424 and SM430-SM434) |  |

## Functions Presetting the number of execution scans of a device

## DUTY Preset execution scans

The DUTY instruction turns the devices specified by d (SM420 through SM424 and SM430 through SM434) ON for the number of program scans specified by n 1 and OFF for the number of program scans specified by n2. The according special relay serves as input condition for following operations.

${ }^{1}$ Number of program scans with execution
${ }^{2}$ Number of program scans without execution
Programs being executed once per program scan apply the relays SM420 through SM424.
Low-speed execution programs apply the relays SM430 through SM434.
At the beginning of the execution (initializing) the relays (SM420 through SM424 and SM430 through SM434) are reset.

If the value in $\mathrm{n} 1=0$, the relays remain reset.
If the value in $n 2=0$ and the value in $n 1$ is greater than 0 , the relays will be and remain set.
The values in $\mathrm{n} 1, \mathrm{n} 2$, and d are set when the DUTY instruction is invoked. The scan pulse (relay) is set ON or OFF when the END instruction is reached.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The device specified by d is not from SM420 to SM424 or SM430 to SM434. (Error code 4101)
- The values in n 1 and n 2 are less than 0 .
(Error code 4100)


## Program Example

DUTY
With leading edge from X0, the following program sets SM420 for one program scan and resets it for 3 program scans. This operations are repeated as long as the program is executed (see NOTE below).
MELSEC Instruction List
${ }^{1}$ One program scan ON
${ }^{2}$ Three program scans OFF

NOTE After the execution condition is reset (XO = OFF) the output of scan pulse of the DUTY instruction and the cyclic setting / resetting of the specified relay are proceeded. In order to stop the continued output of scan pulses the following program part has to be inserted.


### 7.18.3 TIMCHK

CPU

${ }^{1}$ Basic model QCPU: The first five digits of the serial No. are "04122" or higher.
Devices


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Device where the measured current value will be stored | BIN 16-bit |
| s2 | Set value or device where the set value of measurement is stored |  |
| d | Device to be turned ON at time-out | Bit |

## Functions Time check instruction

## TIMCHK Time check instruction

Measures the ON time of the device used as a condition, and turns ON the device specified by d if the condition device remains ON for longer than the time set to the device specified by s2.
The current value of the device specified by $s 1$ is cleared to 0 and the device specified by $d$ is turned OFF at the leading edge of the execution command.
The current value of the device designated by s 1 and the ON status of the device designated by $d$ are retained after the execution command turns OFF.

Set the set value of measurement in units of 100 ms .

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SDO.

- The device that cannot be specified has been specified.
(Error code 4100)

Program TIMCHK
Example
Program where the ON time of $X 0$ is set to 5 s , the current value storage device to D0, and the device that will turn ON at time-out to Y10.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

### 7.18.4 ZRRDB, ZRRDBP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\qquad$ |  | Special Function Module$\mathbf{U} \square \mathbf{G} \square$ | $\underset{\mathrm{Zn}}{\mid \text { Index Register }}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | - | - | - | $\bullet$ | $\bullet$ | - | - | - | - |
| d | - | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{array}{ll}  \\ - \text { ENRDOBM } \\ -n & \text { ENO } \\ -n \end{array}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ZRRD日 |  |  | ZRRD日_M |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Serial byte number for file register to be read | BIN 32-bit |
| d | Number of device storing the read byte | BIN 16-bit |

## Functions Direct read of one byte from a file register

## ZRRDB Read one byte

The ZRRDB instruction reads one byte specified by n via the serial byte number from a file register. The byte number does not specify a block address. The byte is stored in the lower byte of the device specified by d . The upper byte in the device specified by d stores the value " 00 H ".

${ }^{1}$ Serial byte number
${ }^{2}$ File register area for block 0
${ }^{3}$ File register area for block 1
${ }^{4}$ File register area for block 2
${ }^{5}$ Read byte
The assignment of file register numbers to the according serial byte numbers is shown below:


[^72]If the byte number 23560 is specified, the lower byte of the file register ZR11780 is read.

${ }^{1}$ Address
${ }^{2}$ Storage
If the byte number 43257 is specified, the lower byte of the file register ZR21628 is read.

${ }^{1}$ Address
${ }^{2}$ Storage

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of device (serial byte address) exceeds the relevant storage device range. (Error code 4101)


## Program Example

## ZRRDBP

With leading edge from X0, the following program reads the lower byte of file registers R16000 (byte number 32000) and the upper byte of the file register R16003 (byte number 32007). The bytes are stored in D100 and D101.

${ }^{1}$ Serial byte number 32000 (lower byte in file register R16000)
${ }^{2}$ Serial byte number 32007 (upper byte in file register R16003)

### 7.18.5 ZRWRB, ZRWRBP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices


GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Serial byte number in file register to be written to | BIN 32-bit |
| $s$ | Device storing data to be written | BIN 16-bit |

## Functions Direct write of one byte to a file register

## ZRWRB Write one byte

The ZRRDB instruction writes the contents of the lower byte in the device specified by s to the file register specified by n via serial byte number. The byte number in s does not specify a block address. The upper byte of the device in $s$ is ignored.

${ }^{1}$ Serial byte number
${ }^{2}$ Address
${ }^{3}$ File register area for block 0
${ }^{4}$ File register area for block 1
${ }^{5}$ File register area for block 2
${ }^{6}$ Write data
${ }^{7}$ This byte is ignored
${ }^{8}$ Byte to be written

The assignment of file register numbers to the according serial byte numbers is shown below:

${ }^{1}$ Storage area for even byte numbers (here: address 0 through address 5006)
${ }^{2}$ Storage area for odd byte numbers (here: address 1 through address 5007)

If the byte number 22340 is specified, the lower byte of the device specified by $s$ is written to the lower byte of the file register ZR11170.

${ }^{1}$ Address
${ }^{2}$ Write byte
${ }^{3}$ This byte is ignored.

If the byte number 43257 is specified, the lower byte of the device specified by $s$ is written to the upper byte of the file register ZR21628.

${ }^{1}$ Address
${ }^{2}$ Write byte
${ }^{3}$ This byte is ignored.

Operation In the following case an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The number of device (serial byte number) specified by n exceeds the relevant storage device range.
(Error code 4101)


## Program Example

## ZRWRBP

With leading edge from XO , the following program writes the contents of the lower bytes of the registers D100 and D101 to the lower byte of the file register R16000 (byte number 32000) and to the upper byte of the file register R16003 (byte number 32007).


[^73]
### 7.18.6 ADRSET, ADRSETP

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module <br> U $\square$ G $\square$ | $\underset{\mathrm{Zn}}{ }$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | $\bullet$ | $\bullet$ | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| - |  |  |

NOTE The instructions ADRSET and ADRSETP are not supported by the GX IEC Developer.

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Number of device for indirect address read | Device name |
| d | Number of device that will store the indirect address of the device designated by s | BIN 32-bit |

## Functions Indirect address read operations

## ADRSET Stores the indirect adress

Stores the indirect adress of the device designated by $s$ at $d$ and $d+1$. The adress stored at the device designated by $d$ is used when reading of an indirect device adress is performed by the sequence program. A bit device designation cannot be made at s .


### 7.18.7 KEY

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  |  |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function Module $\qquad$ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | ${ }^{1)}$ | - | - | - | - | - | - | - | - |
| n | - | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |
| d1 | - | - | - | - | - | - | - | - | - |
| d2 | - | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |

${ }^{1} \mathrm{X}$ only
GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s \\ & n \\ & d 1 \\ & d 2 \end{aligned}$ |  | KEY_MD | s.n.d1.d2 |

## GX Works2



Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of devices (X), receiving numerical key input | Bit | Array [0..8] of <br> BOOL |
| n | Number of digits to be input | BIN 16-bit | ANY16 |
| d1 | First number of device storing numerical key input | BIN 16-bit | Array [0..2] of <br> ANY16 |
| d2 | Number of bit device to be set after completion of key input | Bit | BOOL |

## Functions Numerical key input

## KEY Input instruction

The KEY instruction supports the key input of the ASCII characters 0 (30H) through 9 (39H) and A (41H) through F (46H) at the inputs specified by s+0 (Array_s[0]) through s+7 (Array_s[7]). The values entered at the inputs are encoded in hexadecimal format and stored in the devices specified by (d1)+0 (Array_d1[0]) through (d1)+2 (Array_d1[2]). The number of characters to be input is specified by $n$.

${ }^{1}$ Number of values to be entered
${ }^{2}$ Input module
${ }^{3}$ Number of entered values
${ }^{4}$ 8th entered character
${ }^{5} 5$ th entered character
${ }^{6} 4$ th entered character
7 1st entered character
${ }^{8}$ Strobe signal

In the following diagram n is specified 5 and the values $1(31 \mathrm{H})$ through $5(35 \mathrm{H})$ are entered at the inputs X10 through X18 of the input module.


[^74]The ASCII characters entered at the inputs $(X)$ specified in $s+0$ (Array_s[0]) through $s+7$ (Array_s[7]) are encoded in 8-bit binary format as illustrated below:

${ }^{1}$ Input module

After the input of an ASCII character at s+0 (Array_s[0]) through s+7 (Array_s[7]) the strobe signal ( $s+8$, Array_s[8]) is set, to link the input data internally. The time period the strobe signal remains set or reset must exceed one program scan time to ensure accurate linking of input data.

${ }^{1}$ Execution condition for the KEY instruction
${ }^{2}$ Set for more than one program scan
${ }^{3}$ Reset for more than one program scan
${ }^{4}$ Strobe signal ( $\mathrm{s}+8$, Array_s[8])
${ }^{5}$ ASCII input data (s+0 through s+7, Array_s[0] through Array_s[7])
${ }^{6}$ Reading "1"
${ }^{7}$ Reading "2"
${ }^{8}$ Reading "3"
${ }^{9}$ Reading "4"

The KEY instruction can only be executed with the execution condition set. The execution condition must remain set until the input of the number of characters specified by n is completed.

The number of entered values is stored in (d1)+0 (Array_d[0]). The entered ASCII characters are actually stored in the devices specified in (d1)+1 (Array_d[1]) and (d1)+2 (Array_d[2]) and (d1)+2 (Array_d[2]) as hexadecimal binary values; i.e. there are 4 bits per character supplied. The hexadecimal binary values of the characters 0 H through FH range from "0000" through "1111".

${ }^{1}$ Execution condition for the KEY instruction
${ }^{2}$ Strobe signal (s+8, Array_s[8])
${ }^{3}$ ASCII input data (s+0 through s+7, Array_s[0] through Array_s[7])

The number of characters to be entered specified by n must range within 1 and 8.
If the specified number of characters or the character code " 00 H " are entered, the linking of the input data is completed and the device specified by d2 is set. The following diagrams illustrate these operations. For $n 5$ is specified.
In the following diagram the input is completed after 5 characters. In the next but one diagram the input is completed after the character code " 00 H ".


[^75]
${ }^{1}$ Execution condition for the KEY instruction
${ }^{2}$ Strobe signal (s+8, Array_s[8])
${ }^{3}$ ASCII input data (s+0 through s+7, Array_s[0] through Array_s[7])
${ }^{4}$ Input of characters completed (the device specified by d2 is set)
Prior to a new input of characters the contents of the devices specified in (d1)+0 (Array_d[0]) through (d1)+2 (Array_d[2]) have to be cleared and the device specified by d2 has to be reset; otherwise a new input of characters is not possible.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The device specified by $s$ is not an input ( $X$ ).
(Error code 4100)
- The number of characters specified by n does not range within 1 and 8 .
(Error code 4100)


## Program Example

 KEYThe following program enables key input of up to 5 numerical values via the inputs X20 (var_X20[0]) through X27 (var_X20[7]).
The values are stored in the registers D1 (var_DO[1]) and D2 (var_DO[2]) binary coded in hexadecimal format. The number of values already entered is stored in D0 (var_DO[0]).

Prior to the execution of the KEY instruction the registers DO (var_DO[0]) through D2 (var_D0[2]) are cleared and the number of input values (5) is stored. After execution of the KEY instruction the relay M10 (input completed) is reset. The strobe signal is supplied at the inputs X28 (var_X20[8]).


[^76]
### 7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) | File |  | IET/H | Special Function | Index Register | Constant | Other |
|  | Bit | Word |  | Bit | Word | U-TGロ |  |  |  |
| d | - | $\bullet$ | - | - |  |  | - | - | - |


| GX IEC Developer | MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
|  | MELSEC | ZPUSH $\quad$ d | $\underset{- \text { EN }}{\text { ZPUSH M }}$ | ZPUSH_M d |

GX Works2
[ZPUSH

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing index register contents | BIN 16-bit |

## Functions Batch save and batch recovery of index register contents

## ZPUSH Batch save of index register contents

The ZPUSH instruction saves the contents of the following index registers in the devices specified from d on. (When contents of an index register are saved, $d+0$ (the number of saves made) is increased by 1.)

- Basic model QCPU: Z0 to Z9
- High Performance model QCPU/Process CPU/Redundant CPU: Z0 to Z15
- Universal model QCPU/LCPU: Z0 to Z19

These data can be recovered via the ZPOP instruction. The instruction can be applied to different nestings that are included in ZPUSH / ZPOP loop.
On execution of the instructions in different nestings each execution of the ZPUSH instruction requires an area of 18 registers with 16 bits in the devices specified from d on. Therefore, for the execution of the ZPUSH instruction the according amount of storage area has to be available.

The following diagrams illustrate the organization of the storage area from d on:

- When using a Basic model QCPU

${ }^{1}$ Number of saved register contents
${ }^{2}$ Five data words (internal system use)
${ }^{3}$ First nesting level ( 15 data words max.)
${ }^{4}$ Second nesting level
- When using a High Performance model QCPU/Process CPU/Redundant CPU

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Z0 | 4 |  |
| $\begin{aligned} & \mathrm{d}+1 \\ & \mathrm{~d}+2 \end{aligned}$ | Z1 |  |  |
|  |  | 3 |  |
|  | Z15 |  |  |
|  | 2 |  | ${ }^{1}$ Number of saved register contents |
| d+19 | Z0 | 4 | ${ }^{2}$ Two data words (internal system use) |
| d+20 | Z1 |  | ${ }^{3}$ First nesting level (18 data words max.) |
|  |  |  | ${ }^{4}$ Second nesting level |

- When using Universal model QCPU/LCPU

${ }^{1}$ Number of saved register contents
${ }^{2}$ Two data words (internal system use)
${ }^{3}$ First nesting level ( 22 data words max.)
${ }^{4}$ Second nesting level


## ZPOP Batch recovery of index register contents

The ZPOP instruction recovers the contents saved in the area starting from the device designated by d to the index register.

When the saved content is read out to the index register, $d+0$ (the number of saves made) is decreased by 1 .

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The storage area specified from d on exceeds the relevant storage device range. (Error code 4101)
- The content of the device specified in $d+0$ (number of saved registers is 0 in the $\mathrm{ZPOP}(\mathrm{P})$ instruction.).
(Error code 4100)

Program
Example

ZPUSH/ZPOP
The following program saves the contents of the index register to the fields following DO before calling the subroutine following P0 that uses the index register.


### 7.18.9 UNIRD, UNIRDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct $\square$ |  | Special <br> Function Module U $\square$ G | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | - | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |
| n2 | $\bullet$ | - | - | - | - | - | - | $\bullet$ | - |

GX IEC Developer


GX Works2


Variables

| Device | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Value obtained by dividing the head I/O number of the module from which module <br> information is read by $16(0$ to FFH$)$ | BIN 16-Bit |
| d | Head number of the device which stores module information | Device name |
| n2 | Number of points of read data $(0$ to 256$)$ | BIN 16-Bit |

## Functions Reading module information

## UNIRD Read instruction

The UNIRD instruction reads the module information starting at the head I/O address, which is specified by n 1 and stores the data at the address which is specified by d . The number of points is specified by n 2 . The value for n 1 is calculated by dividing the head I/O number of the module by 16.

With the UNIRD instruction it is possible to read the statuses of the actually installed modules instead of the module type designated by I/O assignment.

NOTE
The value of $n 1$ is consists of the higher three digits of the head I/O number of the slot from which the module information is read. The head I/O number is expressed in 4 digits in hexadecimal notation.


[^77]The details of the module information are described as follows:


| Bit | Item | Meaning |  |
| :---: | :---: | :---: | :---: |
|  |  | QCPU | LCPU |
| 0 | Number of I/O points | 000: 16 | 001: 32 |
| 1 |  | 010: 48 | 011:64 |
| 2 |  | $\begin{aligned} & \text { 100: } 128 \\ & 110: 512 \end{aligned}$ | $\begin{aligned} & 101: 256 \\ & 111: 1024 \end{aligned}$ |
| 3 | Module type | 000: Input module <br> 001: Output module <br> 010: I/O mixed module <br> 011: Intelligent function module | 000: Input module001: Output module011: Intelligent function module111: CPU Built-in I/O |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 | External power supply status <br> (For future expansion) | 1: External power supply is connected <br> 0 : External power supply is not connected | Fixed to 0 |
| 7 | Fuse status | 1: Blown fuse <br> 0: Normal, no blown fuse | Fixed to 0 |
| 8 | Online module replacement status/ execution from the standby system | 1: Module information on the extension base unit is tried to be read during online module change or from the CPU module of standby system in the redundant system. ${ }^{1)}$ <br> 0: Other than above | Fixed to 0 |
| 9 | Light/medium error status | 1: Light/medium error has occurred | 0: Normal |
| 10 | Module error status | 00: No module error <br> 10: Medium error | 01: Light error <br> 11: Serious error |
| 11 |  |  |  |
| 12 | Module standby status | 1: Normal | 0: Module error occurred |
| 13 | Vacant | Fixed to 0 |  |
| 14 | A-/Q-Module | 1: The module is an A-series module <br> 0 : The module is a System Q module | Fixed to 0 |
| 15 | Module installation status | 1: Modules are installed | 0: No modules are installed |

${ }^{1}$ The Universal model QCPU used in the multiple CPU system is turned ON during the online module change of the module controlled by the other CPU.

## Operation

 ErrorsIn the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- High Performance model QCPU, Process CPU, Redundant CPU and Universal model QCPU, L26CPU-BT:
When $n 1$ is other than 0 to FFH. (Error code 4100)
When n 2 is other than 0 to 256. (Error code 4100)
When a total of $n 1$ and $n 2$ is greater than 256. (Error code 4100)
- Q00/Q01CPU/L02CPU:

When $n 1$ is other than 0 to 3FH. (Error code 4100)
When n2 is other than 0 to 64. (Error code 4100)
When a total of $n 1$ and $n 2$ is greater than 64. (Error code 4100)

- Q00JCPU:

When n1 is other than 0 to FH. (Error code 4100)
When $n 2$ is other than 0 to 16. (Error code 4100)
When n 1 and n 2 is greater than 16. (Error code 4100)

- MELSEC System Q CPU/LCPU:

When the number of points specified by n2 for the devices specified in (d) and up is outside the range of that device.
(Error code 4101)

## Program Example

UNIRD
The following program stores the informations of the modules with the head I/O numbers 10 H through 20H to D0 and D1, when X10 is turned ON.


In this program example the module information is stored in D0 and D1. Readout results can be:

- For a 32-point intelligent function module of the System Q. With a 48- or 64-point module the same contents as stored in D1 is stored in D2 or D2 and D3 respectively.

- Module information for a vacant slot

- Performing online module replacement

Do


Performing online module replacement

- Module information on the extension base unit is tried to be read from the standby system of the redundant system in separate mode:

- L series 32-point intelligent function module



### 7.18.10 TYPERD, TYPERDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet^{1)}$ | $\bullet$ |

${ }^{1}$ Universal model QCPU: The serial number (first five digits) is "11043" or higher.
Devices


GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Device | Meaning | Setting range | Data Type |
| :--- | :--- | :--- | :--- |
| n | Value obtained by dividing the head I/O number of the module <br> from which module information is read by 16. <br> Set by user. | 0 to FFH, <br> 3E0H to 3E3H <br> (Universal model <br> QCPU only) | BIN 16-Bit |
| d | d+0: Execution result of the instruction | Within each |  |
|  | device range |  |  |$\quad$ BIN 16-Bit | Character string |
| :--- |

## Functions Reading module model name

## TYPERD Read module model name

The TYPERD instruction reads the module information starting at the head I/O address, which is specified by n and stores the data at the address which is specified by d .
The following table shows which modules support the instruction:

| Modules | Instruction Supported |  |
| :---: | :---: | :---: |
|  | QCPU | LCPU |
| CPU module | $\bigcirc$ | $\bigcirc$ |
| Input module | $\bigcirc$ | - |
| Output module | $\bigcirc$ | $\bigcirc$ |
| I/O combined module | $\bigcirc$ | $\bigcirc$ |
| Intelligent function module | $\bigcirc$ | $\bigcirc$ |
| GOT (bus connection) | $\bigcirc$ | $\bigcirc$ |

- Supported

ONot supported

Specify the start I/O number of a module whose model name is to be read by "n" as follows: • Specify the value obtained by dividing the start I/O number of the target module by 16.


[^78]On the LCPU, if the built-in I/O or first I/O on the built-in CC-Link is specified, then the model name of the CPU module is read.

- When the target module occupies two slots

The start I/O number to be specified may differ from that of the mounted module. For the start I/O number, refer to the manual of each module.

Specify the value obtained by dividing the start I/O number of the target module by 16.
Example: QJ71GP21S-SX
Specify a value to which 0010 H , start I/O number of the mounted module, is added.

${ }^{1}$ Power supply module
${ }^{2}$ Empty
${ }^{3}$ Specify the start I/O number by K1 or H1
${ }^{4}$ Start I/O number configured in the I/O assignment setting

- When the target module is a CPU module in multiple CPU systems Specify the value obtained by dividing the start I/O number of the target CPU module by 16.

${ }^{1}$ Power supply module
${ }^{2}$ Specify the start I/O number by H3E3
${ }^{3}$ Start I/O number configured in the I/O assignment setting
Or, the model name can be read by specifying the start I/O number of a module controlled by another CPU.
$d+0$ stores the execution result of the instruction and $d+1$ to $d+9$ store the module model name.
A value stored in dis as follows:
- When the model name has been read from the target module (example: QJ71GP21-SX)


The following table shows the examples of model names stored in $d+1$ to $d+9$.

| Target Module | Stored Model Name |
| :--- | :--- |
| CPU module | Q06UDEHCPU |
| Intelligent function module | QJ71GP21-SX |
| GOT | GOT1000 |

- When the model name has not been written to the target module (example: QX40)


The following table shows the examples of character strings stored in $d+1$ to $d+9$.

| Target Module | Stored character string ${ }^{\text {1) }}$ |
| :--- | :--- |
| Input module | INPUT_16 |
| Output module | OUTPUT_32 |
| I/O combined module | MIXED_64 |
| Intelligent function module (includes the QI60 and GOT) | INTELLIGENT_128 |

${ }^{1}$ The character strings consist of a string indicating the module type (for example: INPUT for the Input module) and a string indicating the number of I/O-points (16, 32, 48, 64, 128, 256, 512, 1024).

## - Others

- The specified slot is empty or the target module is during online module change.
- The specified value ( $n$ ) is not the start I/O number.
- The specified value ( $n$ ) is within the allowable setting range, but cannot be set in the I/O assignment setting screen of the PLC parameter dialog box.


## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The target module cannot be communicated due to a failure.
(Error code 2110)
- Devices by 10 words starting from the device specified by d exceed the device range. (Error code 4101)
- The specified value $n$ is not within the range from 00 H to FFH and from 3 E 0 to 3 E 3 H .
(Universal model QCPU)
(Error code 4101)
- The specified value n is not within the range from 00 H to FFH and is not 3 EOH .
(LCPU)
(Error code 4101)

Program
Example

TYPERD
The following program stores the model name of a module having the start I/O number 0020 H in the area starting from the device specified by when XO is turned on.


### 7.18.11 TRACE, TRACER

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet^{1)}$ | $\bullet$ |

${ }^{1}$ Other than Q00UJCPU

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sus } \end{aligned}$ | vices Jser) | File- |  |  | Special <br> Function | Index Register | Constants | Other |
|  | Bit | Word |  | Bit | Word | U $\square$ G $\square$ |  |  |  |
| - | - | - | - | - | - | - | - | - | - |



GX Works2


Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | -s | - |

## Functions Trace set and trace reset

## TRACE Trace set

The TRACE instruction stores the trace data designated by a peripheral device in the trace file in the memory card by the designated number when SM800, SM801, and SM802 turn ON. When the TRACE instruction is executed, SM803 turns ON. The sampling is repeated by the specified number of sampling trace after the TRACE instruction, then, data is latched and the trace is stopped.
The sampling is stopped if SM801 goes OFF during the trace execution.
After the TRACE instruction is executed and the trace is completed, SM805 turn ON.
During the execution of the TRACE instruction, other TRACE instructions are ignored. After the TRACE instruction is executed, the TRACE instruction is enabled again.

## TRACER Trace reset

The TRACER instruction resets the TRACE instruction and the flags SM803 through SM805. After the TRACER instruction is executed, the TRACE instruction is enabled again.

NOTE Please refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn $(H) / Q n P H / Q n P R H C P U$ User's Manual (Function Explanation, Program Fundamentals) for more informations about trace.
Please refer to the operating manuals for the GX Works2 and GX IEC Developer for the execution of the trace with peripheral devices.

## Program

TRACE, TRACER (GX Works2)
Example The following program executes the TRACE instruction when X0 is turned ON. When X1 is turned ON, the TRACE instruction is reset by the TRACER instruction.


### 7.18.12 SP.FWRITE

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet^{1)}$ | $\bullet$ |

${ }^{1}$ Other than Q00UJCPU/Q00UCPU/Q01UCPU

## Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module UCIG | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s0 | $\bigcirc$ | - | - | - | - | - | - | - | - |
| d0 | - | - | - | - | - | - | - | - | - |
| s1 | - | - | $\bullet$ | - | - | - | - | - | - |
| s2 | - | $\bullet$ | - | - | - | - | - | - | - |
| d1 | $\bullet^{1)}$ | $\bullet^{1)}$ | - ${ }^{1)}$ | - | - | - | - | - | - |

${ }^{1}$ Local devices and the devices designated for individual programs cannot be used.


GX Works2


## Variables



## Variables

| Set data | Meaning |  |  | Setting Range | Set By | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s1 | Head number of the device storing a file name. |  |  |  |  | BIN 16-bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | $\begin{aligned} & (\mathrm{s} 1)+1 \text { to } \\ & (\mathrm{s} 1)+\mathrm{n} \end{aligned}$ | File name | The file name consists of up to 8 characters + period + extension (for example: ABD.BIN). The extension can be omitted. In this case, the period (,.") can also be omitted. <br> When more than 8 characters are used, the extension is ignored regardless of its presence. The Extension „BIN" or "CSV" is assigned automatically. | Character string | User |  |
| s2 | Head number of the device storing the data. |  |  |  |  | BIN 16-bit |
|  | Set data | letm | Meaning/Set Data | Setting Range | Set By |  |
|  | (s2) | Number of data to be written | Sets the number of data to be written (in units of words). This number should be designated in the unit of words even when byte is selected in (d0)+7. | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 32767^{1} \text { ) } \end{gathered}$ | User |  |
|  | $\begin{aligned} & (\mathrm{s} 2)+1 \text { to } \\ & (\mathrm{s} 2)+\mathrm{n} \end{aligned}$ | Data to be written | Data requested to be written. | $\begin{aligned} & \text { O000H to } \\ & \text { FFFFH } \end{aligned}$ |  |  |
| d1 | Bit device that goes ON after the execution of the SP.FWRITE instruction. When an error occurs, (d1)+1 goes ON. |  |  |  |  | Bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d1) | Completion signal | Indicates the completion of the SP.FWRITE instruction. <br> ON: Completed <br> OFF: Not completed | - | System |  |
|  | (d1) +1 | Error completion signal | Indicates whether the SP.FWRITE instruction is normally completed or abnormally completed. <br> ON: Error completion <br> OFF: Normal completion | - |  |  |

${ }^{1}$ Indicates the range applicable only for the Universal model QCPU and LCPU.

NOTES

- For QCPU: Only the ATA card drive (2) can be set as sO (drive designation).

Note that when the Flash card is loaded, the SP.FWRITE instruction cannot be used to perform writing. The SRAM card, standard RAM or standard ROM drive cannot be set.

For LCPU: Only the SD memory card drive (2) can be set as s0 (drive designation).

- The data written in CSV format is expressed as decimal value by the programming software. For example, the character „A" (41H) is written as 65 . The available range is from -32768 to 32767.
- For binary write, the word-specified file position setting range is 00000000H to 7FFFFFFFFH and FFFFFFFFFH.
- For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.


## Functions Writing data to a designated file

## SP.FWRITE Write data

The SP.WRITE instruction writes a specified number of data to the designated file. The user can select whether to write data as binary data without any conversion or to convert binary data into CSV-format data before writing it. (For QCPU, writing is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)

The completion signal bit device (d1)+0 automatically turns ON after the completion of the instruction is detected and the END instruction is executed. The bit device turns OFF at the execution of the END instruction in the next scan. This bit device can be used as the execution completion flag for the SP.FWRITE instruction.
When the SP.FWRITE instruction is completed abnormally, the error completion device (d1)+1 turns ON/OFF in synchronization with the execution completion flag (d1)+0. This bit device can be used as error completion flag for the SP.FWRITE instruction.

SM721 is on during the execution of the instruction. The SP.FWRITE instruction cannot be started while SM721 is ON. If an attempt is made, no processing is performed. When an error is detected prior to the execution of the instruction (before SM721 goes ON), the execution completion device [(d1)+0], the error completion device [(d1)+1] and SM721 do not turn ON.
The unit for the number of data to be written [(s2)+0] is „word", regardless of the setting in (d0)+7 (word/byte designation).

The following shows the method for writing binary data when No. of request write data and file position are specified.


## Writing of binary data

If the extension of the object file is omitted, ,..BIN" is added as an extension. When the designated file does not exist, a new file is created and the data is added and saved from the beginning of the file. The attributes of this new file are set using archive attributes.

When the size of the data exceeds that of the existing area in the file during the writing, the excess data is added at the end of the file.

An error occurs if the designated location in the file is larger than the file size:

- The High Performance model QCPU with the serial number "01111" or lower (first 5 digits) will issue an error code.
- The High Performance model QCPU with the serial number "01112" or higher (first 5 digits)/ Process CPU/Redundant CPU/Universal model QCPU/LCPU will not write any data and will complete the instruction without an error message.

When the medium runs out of free space when data is added/saved, an error occurs. In such a case, the data that is sucessfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.

## Writing of data after CSV format conversion

If the extension of the object file is omitted, ,.CSV" is added as an extension.
When an existing file is designated and:

- the High Performance model QCPU with the serial number "01111" or lower (first 5 digits) is used, all the contents of the file is deleted and the designated data is saved starting from the beginning of the file.
- the High Performance model QCPU with the serial number "01112" or higher (first 5 digits)/ Process CPU/Redundant CPU/Universal model QCPU or LCPU is used, the module will react depending of the value written in (d0) +4 and (d0) +5 :
When other than FFFFFFFFH is specified in (d0)+4 and (d0)+5, the file contents will be deleted and the data will be stored from the beginning of the file.
When FFFFFFFFH is specified in (d0)+4 and (d0)+5, the data is added to the end of the file.
When the designated file does not exist, a new file is created and the data is added/saved from the beginning of the file. The attributes of this new file are set using archive attributes. An error occurs when the medium runs out of free space when data is added/saved. In such a case, the data that is sucessfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
When the designated number of columns is „0", the data is stored as single-row data in a CSVformat file. The figure on the following page indicates such a case:


When data is written after CSV format conversion and the designated number of columns is other than "0", the data is stored as table data with the specified number of columns in a CSV format file. The following figure shows an example:


The following two figures are showing examples of writing data with the following CPU modules:

- High Performance model QCPU with serial number „01112" and higher (first 5 digits)/ Process CPU/Redundant CPU/Universal model QCPU
- LCPU


Settings::
CSV format, 3 columns, Word data, Location in file: FFFFFFFFH (add data to the end of the file)
If, in the addition mode, the number of columns is changed from that in previous write, the column numbers will be shifted..


NOTE Do not execute the SP.FWRITE instruction in an interrupt program.

Method for calculating the file size (total number of bytes) when a CSV format file is
written to the ATA card
Total number of bytes = Total bytes excluding final line + bytes of final line
Number of bytes on a line $=$ number of columns ${ }^{1)}+1+$ total bytes of all data values on line ${ }^{2)}$
${ }^{1}$ For all lines but the final line, this is the specified number of columns. The number of columns on the final line depends on the number of columns specified via the amount of data written. It is calculated as follows.
(1) The number of lines excluding the final line is calculated.

Number of lines excluding final line = Amount of data in write request

+ number of columns (remainders discarded)
(2) The number of columns in the final line is calculated.

Number of columns in final line $=$ Amount of data in write request

- number of lines excluding final line
* number of columns)
${ }^{2}$ The number of bytes for each data value is calculated as shown below.

| Sign of Data Value | Bytes per Data Value | Byte Count Range | Examples |
| :--- | :--- | :--- | :--- |
| Positive | Number of digits | 1 to 5 (word specified) <br> 1 to 3 (byte specified) | $12345: 5$ bytes <br> $67: 2$ bytes |
| Negative | Number of digits +1 | 2 to 6 (word specified) <br> 2 to 4 (byte specified) | $-12345: 6$ bytes <br> $-67: 3$ bytes |

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code Errors is stored into SD0.

- The drive specified by s0 contains a medium other than an ATA card.
(for QCPU) (Error code 4100)
- The drive specified by s0 contains a medium other than the SD Memory card.
(for LCPU) (Error code 4100)
- Values specified in the areas for control data are out of the setting range. (Error code 4100)
- The value „number of data to be written" in (s2)+0 is out of the setting range, or is larger than the data stored in the area beginning with (s2)+1.
(Error code 4101)
- Free space in the ATA card is insufficient.
(for QCPU) (Error code 4100)
- Free space in the SD Memory card is insufficient.
(for LCPU) (Error code 4100)
- No free space is found when an attempt is made to create a new file. (Error code 4100)
- An invalid device is designated. (Error code 4004)
- Access error occurred in the ATA card.
(for QCPU) (Error code 4100)
- Access error occurred in the SD Memory card.
(for LCPU) (Error code 4100)
- An unusable value is set for a file name (s1). (Error code 4100)
- The attribute of a file name (s1) is "read only". (Error code 4100)
- The device specified by d0 or d1 exceeds the range of the corresponding device. (For the Universal model QCPU, LCPU) (Error code 4101)


## Program

## Example 1

## SP.FWRITE (GX Works2)

In the following program example, four bytes of binary data $(00 \mathrm{H}, 01 \mathrm{H}, 02 \mathrm{H}$, and 03 H$)$ are added to file „ABCD.BIN" when X10 turn ON. The memory card is inserted in drive 2. Beginning with D0, eight points are reserved for control data.

${ }^{1}$ Setting of the execution/completion type (In this example: binary data)
${ }^{2}$ Setting of the location in the file (In this example: data is added)
${ }^{3}$ Setting of the file name, the extension „.BIN" is added automatically.
${ }^{4}$ Number of data to be written.
${ }^{5}$ The data $(00 \mathrm{H}, 01 \mathrm{H}, 02 \mathrm{H}$, and 03 H$)$ is moved to the control data area.
${ }^{6}$ Normal completion display
${ }^{7}$ Error completion display

## Program

## Example 2

SP.FWRITE (GX Works2)
When X10 is turned ON, the following program creates a file named „ABCD.CSV" in the memory card inserted to drive 2 . Then, four bytes of data $(00 \mathrm{H}, 01 \mathrm{H}, 02 \mathrm{H}$ and 03 H ) are written as two-column table data in CSV format. Control data is stored from D0 onward (8 points).

${ }^{1}$ Setting of the execution/completion type (In this example: CSV format)
${ }^{2}$ Setting of the number of columns
${ }^{3}$ Sets the data type specified
${ }^{4}$ Setting of the file name, the extension „.CSV" is added automatically.
${ }^{5}$ Number of data to be written.
${ }^{6}$ The data $(00 \mathrm{H}, 01 \mathrm{H}, 02 \mathrm{H}$, and 03 H$)$ is moved to the control data area.
${ }^{7}$ Normal completion display
${ }^{8}$ Error completion display

### 7.18.13 SP.FREAD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet^{1)}$ | $\bullet$ |

${ }^{1}$ Other than Q00UJCPU/Q00UCPU/Q01UCPU

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function <br> Module <br> U $\square$ G $\square$ | $\begin{array}{\|c\|} \hline \text { Index Register } \\ \mathrm{Zn} \end{array}$ | Constant |  | Other |
|  | Bit | Word |  | Bit | Word |  |  | $\begin{aligned} & \hline \mathbf{K}, \mathbf{H} \\ & (16 \#) \end{aligned}$ | \$ |  |
| s0 | - | - | - | - | - | - | - | $\bullet$ | - | - |
| d0 | - | - | - | - | - | - | - | - | - | - |
| s1 | - | - | - | - | - | - | - | - | - | - |
| d1 | - | - | - | - | - | - | - | - | $\bullet$ | - |
| d2 | $\bullet^{1)}$ | ${ }^{1}{ }^{1}$ | ${ }^{1)}$ | - | - | - | - | - | - | - |

${ }^{1}$ Local devices and the devices designated for individual programs cannot be used.
GX IEC
Developer


GX Works2


Variables


## Variables

| Set data | Meaning |  |  | Setting Range | Set By | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s1 | Head number of the device storing a file name. |  |  |  |  | BIN 16-bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (s1) to $(\mathrm{s} 1)+\mathrm{n}$ | File name | The file name consists of up to 8 characters + period + extension (for example: ABD.BIN). The extension can be omitted. In this case, the period (,,.") can also be omitted. <br> When more than 8 characters are used, the extension is ignored regardless of its presence. The Extension „BIN" or „CSV" is assigned automatically. | Characterstring | User |  |
| d1 | Head number of the device storing the data. |  |  |  |  | BIN 16-bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d1) | Reading result (Number of read data) | Contains the number of actually read data. The unit for the value is determined by word/byte unit designation. | - | System |  |
|  | $\begin{aligned} & \text { (d1)+1 to } \\ & \text { (d1)+n } \end{aligned}$ | Data to be read | Data requested to be read | - |  |  |
| d2 | Bit device that goes ON after the execution of the SP.FREAD instruction. When an error occurs, (d1)+1 goes ON. |  |  |  |  | Bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d2) | Completion signal | Indicates the completion of the processing. <br> ON: Completed <br> OFF: Not completed | - | System |  |
|  | (d2)+1 | Error completion signal | Indicates whether the processing is normally completed or abnormally completed. <br> ON: Error completion <br> OFF: Normal completion | - |  |  |

${ }^{1}$ Indicates the range applicable only for the Universal model QCPU and LCPU.

NOTE - For QCPU: Only the ATA card drive (2) can be set as s0 (drive designation). Note that when the Flash card is loaded, the SP.FREAD instruction cannot be used to perform reading. The SRAM card, standard RAM or standard ROM drive cannot be set.

For LCPU: Only the SD memory card drive (2) can be set as sO (drive designation).

- The data written in CSV format is expressed as decimal value by the programming software. For example, the character „A" (41H) is written as 65. The available range is from -32768 to 32767.
- For binary read, the word-specified file position setting range is 00000000 H to $7 F F F F F F F \mathrm{H}$.
- For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.


## Functions Reading data from a designated file SP.FREAD Read data

The SP.FREAD instruction reads a specified number of data from a designated file. The user can select whether to read data as binary data without any conversion or to convert data from the CSV-format into binary data before reading it. (For QCPU, reading is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)
The completion signal bit device ( d 2 ) +0 automatically turns ON after the completion of the instruction is detected and the END instruction is executed. The bit device turns OFF at the execution of the END instruction in the next scan. This bit device can be used as the execution completion flag for the SP.FREAD instruction.
When the SP.FREAD instruction is completed abnormally, the error completion device (d2)+1 turns ON/OFF in synchronization with the execution completion flag (d2)+0. This bit device can be used as error completion flag for the SP.FREAD instruction.
SM721 is on during the execution of the SP.FREAD instruction. The SP.FREAD instruction cannot be started while SM721 is ON. If an attempt is made, no processing is performed. When an error is detected prior to the execution of the instruction (before SM721 goes ON), the execution completion device [(d2)+0], the error completion device [(d2)+1] and SM721 do not turn ON.

The unit for the number of data to be read [(d0)+0] is „word", regardless of the setting in (d0)+7 (word/byte designation).
The following figure illustrates the reading of binary data:


## Reading of binary data

If the extension of the object file is omitted, ,.BIN" is added as an extension. When the designated file does not exist, an error ocurs.
An error occurs if the designated location in the file is larger than the file size:

- The High Performance model QCPU with serial number "01111" or lower (first 5 digits) will issue an error code.
- The High Performance model QCPU with serial number "01112" or higher (first 5 digits), Process CPU, Redundant CPU, Universal model QCPU or LCPU will not read any data and will complete the instruction without an error message.


## Reading of data after CSV format conversion

The elements in the CSV-format file (cells for EXCEL) are read row by row. The numerical values and character strings are converted into binary data and stored in the device. If the extension of the file is omitted, ,.CSV" is added as an extension.
The reading starts at the specified position of the file. The number of elements to read is set in the control data with (d0)+2.
When the designated file does not exist, an error occurs.

- When the last data of the file is reached before the specified number of data has been read, a High Performance model QCPU with serial number "01111" or lower (first 5 digits) will issue an error code.
- A High Performance model QCPU with serial number "01112" or higher (first 5 digits), Process CPU, Redundant CPU, Universal model QCPU or LCPU will read the data that can be read.

When the specified number of columns is „0", the data is read by ignoring the rows in a CSVformat file. The figure on the following page shows the handling of data in such a case.


If the number of columns varies in each row, the data is also read by ignoring the rows. (EXCEL does not create such files. This happens when a user modifies a CSV file.)


When data is read after CSV format conversion and the designated number of columns is other than „ $0^{\circ}$, the data is expected to be in a table with the specified number of columns. The elements being outside the specified columns are ignored.

The following figure illustrates such a case:


If the number of columns varies in each row, the elements ouside of the designated columns are ignored and „0" is added to the places where elements do not exist.

If the number of rows in the file is less than specified by (d0)+2 (Number of data to be read) „0" is added to the places where rows do not exist.


The following figures are to illustrate the case, when data is read separately several times from the same file (continuation mode) using following CPU modules:

- High Performance model QCPU with serial number "01112" or higher (first 5 digits), Process CPU, Redundant CPU or Universal model QCPU
- LCPU



When read is performed in the continuation mode, the settings for data format, number of columns and word/byte designation must not differ from the settings for the previous reading.
During reading in the continuation mode the execution of other SP.FREAD or SP.FWRITE instructions must be disabled.

When data is read after CSV format conversion, numerical values are read and converted as follows:

| Numerical Values in CSV Format | Word Device |  |
| :---: | :---: | :---: |
|  | Without Sign | With Sign |
| -32768 | 32768 | -32768 |
| 1 | 1 | 1 |
| -1 | 65535 | -1 |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 1 | 1 | 1 |
| 32767 | 32767 | 32767 |
| 32768 | 1 | -32768 |
| 1 | 65535 | 1 |
| 65535 |  | -1 |

Numerical values which are out of range and elements other than numerical values in the object CSV file are converted into „"".

NOTE Do not execute the SP.FREAD instruction in an interrupt program.

## Operation Errors <br> In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The drive specified by s0 contains a medium other than an ATA card.
(for QCPU) (Error code 4100)
- The drive specified by s0 contains a medium other than the SD Memory card.
(for LCPU) (Error code 4100)
- Values specified in the areas for control data are out of the setting range (excluding $\mathrm{d} 0+2$ ). (Error code 4100)
- The value „number of data to be read" $[(\mathrm{d} 0)+0]$ is out of the setting range.
(Error code 4101)
- An invalid device is designated. (Error code 4004)
- The file name specified by s1 does not exist in the designated drive. (Error code 2410)
- Size of read data exceeds the size of the reading device. (Error code 4101)
- When binary data is read, the number of data in the file is less than the size designated by the number of data to read [(d0)+2].
(for High Performance model QCPU with serial number '01111' or lower (first 5 digits)) (Error code 4100)
- Access error occurred in the ATA card.
(for QCPU) (Error code 4100)
- Access error occurred in the SD Memory card.
(for LCPU) (Error code 4100)
- The device specified by d0 or d2 exceeds the range of the corresponding device. (for Universal model QCPU, LCPU) (Error code 4101)


## Program SP.FREAD

## Example 1

When X 10 is turned ON, four bytes of binary data are read from the beginning of the file „ABCD.BIN". The file „ABCD.BIN" is stored at a memory card which is inserted in drive 2.
From D0 onward, eight points are reserved for control data.
100 bytes are reserved from D20 for the read data.


[^79]
## Program SP.FREAD

Example 2 The following program reads data from the file „ABCD.CSV", which is stored at the memory card in drive 2 when X10 is turned ON. The contents of the file is two-column table data in CSV format. The file contains numerical values only.
From D0 onward, eight points are reserved for control data.
For the read data, 100 bytes are reserved from D20.

${ }^{1}$ Setting of the execution/completion type (CSV format for this example)
${ }^{2}$ Setting of the number of data to read
${ }^{3}$ Setting of the number of columns
${ }^{4}$ Transfer of the file name to the control data
${ }^{5}$ Normal completion display
${ }^{6}$ Error completion display

### 7.18.14 SP.DEVST

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J J I |  | Special <br> Function Module UCIG | $\begin{aligned} & \text { Index Register } \\ & \text { Zn } \end{aligned}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | - | - | - | - | - | - | - | - |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| n2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d | $\bullet^{1)}$ | - | ${ }^{1)}$ | - | - | - | - | - | - |

${ }^{1}$ Devices assigned as local devices can not be used.

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Write offset of the device data storage file (specified in units of 16-bit words) | BIN 32-bit |
| s | Head device number written to the standard ROM | Device name |
| n2 | The number of write points | BIN 16-bit |
| d | d $+0:$ Completion device <br> d $+1:$ Error completion device | bits |

## Functions Writing data to Standard ROM

 SP.DEVST Write dataWrites device data for the number of points specified at n 2 of the device s to the write offset, which is specified for n 1 , of the device data storage file in the standard ROM. n 1 is the offset from the head of device data storage file and specified by word offset (in units of 16 -bit words).


Since the device data write position completion device ( $\mathrm{d}+0$ ) in the standard ROM automatically turns ON at execution of the END instruction, which detects the completion of this instruction, and turns OFF with the END instruction of next scan, it is used as an execution completion flag of this instruction.
When this instruction is completed in error, the error completion device ( $d+1$ ) turns ON/ OFF at the same timing with the completion device ( $\mathrm{d}+0$ ). This device is used as an error completion flag of this instruction.
SM721 turns ON during execution of this instruction. When SM721 has already turned ON, this instruction can not be executed (if executed, no processing is performed). When an error is detected at execution of this instruction, the completion device ( $\mathrm{d}+\mathrm{O}$ ), error completion device (d+1) and SM721 do not turn ON.

NOTE The value written to the standard ROM is the value at execution of this instruction.
The standard ROM write count index (SD687 and SD688) is increased by the execution of the SP.DEVST instruction. If the standard ROM write count index exceeds hundred thousand times, FLASH ROM ERROR (error code 1610) occurs.
To prevent the number of ROM writes from increasing due to executing instruction carelessly, set the specification of writing to standard ROM instruction count (SD695) to restrict the number of writes a day. Exceeding the number of writes (the default values are 36 times.) set causes OPERATION ERROR (error code 4113).

## Operation

 ErrorsIn the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The write offset specified at n 1 is out of the device data storage file range. (Error code 4100)
- The number of $n 2$ points from the write offset specified at $n 1$ is out of the device data storage file range.
(Error code 4100)
- The range for the number of n2 points from the device s exceeds the corresponding device. (Error code 4141)
- The device data storage file is not set at "PLC file" of PLC parameter. (Error code 2410)
- The device specified by d exceeds the range of the corresponding device. (Error code 4101)


## Program

## Example

SP.DEVST
The following program writes the ten points of data from D100 to the device data storage file in the standard ROM when MO turns ON.


### 7.18.15 S.DEVLD, SP.DEVLD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J J I |  | Special <br> Function Module UCIG | Index Register | $\underset{E}{\text { Constants }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |
| n2 | - | $\bullet$ | - | - | - | - | - | - | - |

GX IEC
Developer
MELSEC Instruction List

| Ladder Diagram | IEC Instruction List |
| :--- | :--- |
|  |  |

GX Works2


Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Read offset of the device data storage file (specified in units of 16-bit words) | BIN 32-bit |
| d | Head device number read from the standard ROM | Device name |
| n2 | Number of reading points. | BIN 16-bit |

## Functions

Operation Errors

## Program

Example

Read data from Standard ROM
SP.DEVLD Read data
Reads device data for the number of points specified at n 2 from the read offset, which is specified for n1, of the device data storage file in the standard ROM, and stores the data to the device specified for $\mathrm{d} . \mathrm{n} 1$ is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).


In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The address specified at n 1 is out of the standard ROM range.
(Error code 4100)
- The number of n 2 points from the address specified at n 1 is out of the standard ROM range. (Error code 4100)
- The range for the number of $n 2$ points from the device $d$ exceeds the corresponding device. (Error code 4101)
- The device data storage file is not set at "PLC file" of PLC parameter.
(Error code 2410)


## SP.DEVLD

The program which reads the ten points of data from D100 from the device data storage file in the standard ROM when MO turns ON.

| Instruction List | Ladder diagram |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | K3 | D100 | K10 |

### 7.18.16 PLOADP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  |  |  |

Devices

${ }^{1}$ Local devices cannot be used.

GX IEC
Developer


GX Works2


Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Drive number storing the program to be loaded, character string data of the file <br> name, or head number of the device storing the character string data | BIN 16-bit |
| d | Device turned ON for 1 scan after completion of the instruction | bits |

NOTE The file system is not supported by the GX IEC Developer.

## Functions Loading of a program from a memory card

## PLOADP Load program

The PLOADP instruction moves a program which is stored in a memory card or standard memory to the internal memory (drive 0 ) and places the program in the standby status. The memory card can be inserted in drive 1, 2 or 4 . Drive 0 must have continuous free space.

The lowest program number in the CPU which is vacant is used as the program number of the added program. The program numbers can be checked with the programming tool by reading the program list. A program number for the added program can be specified by storing a number in SD720.

The following example assumes that "MAIN6" is added by the PLOADP instruction.
When the program numbers have been set consecutively, the new program is added at the end of the preset program numbers. When programs No. 1 to 5 have been set, the new program is added as program No. 6.

| Program No. | Name |  | Program No. | Name | $\leftarrow$ Added at the end. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |  |
| 2 | MAIN2 | Adds "MAIN6" by the PLOADP instruction. | 2 | MAIN2 |  |
| 3 | MAIN3 |  | 3 | MAIN3 |  |
| 4 | MAIN4 |  | 4 | MAIN4 |  |
| 5 | MAIN5 |  | 5 | MAIN5 |  |
|  |  |  | 6 | MAIN6 |  |

When there are multiple open program numbers, the program designated by the PLOADP instruction is added to the lowest number among them to be added. (The open program numbers are made when programs are deleted by the PUNLOADP instruction.) When programs No. 2 and 4 are open, the new program is added as program No. 2.

| Program No. | Name | Adds "MAIN6" by the PLOADP instruction. | Program No. | Name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |
| 2 |  |  | 2 | MAIN6 |
| 3 | MAIN3 |  | 3 | MAIN3 |
| 4 |  |  | 4 |  |
| 5 | MAIN5 |  | 5 | MAIN5 |

$\leftarrow$ Added to the smallest empty program number.

It is unnecessary to designate the extension „.QPG" to the file name.
The bit device specified by d goes ON during the END processing of the scan where the PLOADP instruction is completed. The bit device goes OFF during the next END processing.
The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.
The PLOADP instruction cannot be executed during an interrupt progam.
To execute the program that was transferred to the program memory with the PLOADP instruction, the PSCAN instruction must be executed.

The PLC file settings of the loaded program are set as follows:

- File usage for each program: All usage of the file register, device initial value, comment, and local device of the loaded program is set at "Use PLC file setting".

However, if „Use local device" is designated in the PLC file setting and programs are loaded, an error occurs every time the number of executed programs exceeds the number of parameter-set programs.

To use local devices in the loaded program, register a dummy file in the parameter, delete the dummy file with the PUNLOADP instruction, then load the program with the PLOADP instruction.

- I/O refresh setting:

The I/O refresh setting for the loaded program is „Disabled" for both input and output.
Writing during RUN is not executed during the execution of the PLOADP instruction, but ececuted after the instruction is completed. Conversely, the PUNLOADP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The file name does not exist at the drive number specified by s.
(Error code 2410)
- The drive number specified by $s$ is invalid.
(Error code 4100)
- There is not enough memory to load the specified program in drive 0.
(Error code 2413)
- The number of programs shown below are already registered in the program memory. (Error code 4101)
- The program number stored in SD720 is already used, or larger than the largest program number shown below.
(Error code 4101)

| Type of CPU | Program Memory (Number of files) | Largest Program Number |
| :---: | :---: | :---: |
| Q02(H) | 28 | 28 |
| Q06H | 60 | 60 |
| Q12H | 124 | 124 |
| Q25H |  |  |
| Q25PH |  |  |

- A program file which has the same name as the program file to be loaded already exists. (Error code 2410)
- The file size of the local devices cannot be reserved.
(Error code 2401)


## Program Example

PLOADP
When M0 is ON in the following program, the program „ABCD.QPG" is transferred from drive 4 to drive 0 and placed in standby status.


### 7.18.17 PUNLOADP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  |  |  |

Devices

${ }^{1}$ Local devices cannot be used.

GX IEC
Developer


GX Works2


Variables

| Set data | Meaning | Data type |
| :--- | :--- | :--- |
| s | Character string data of the program file name to be unloaded, or head number <br> of the device storing the character string data | BIN 16-bit |
| d | Device turned ON for 1 scan after completion of the instruction | Bit |

NOTE The file system is not supported by the GX IEC Developer.

## Functions Unloading of a program from program memory PUNLOADP Unload program

The PUNLOADP instruction is used to delete a standby program stored in the program memory (drive 0 ). The standby program being executed by the PSCAN instruction cannot be deleted.

The program No. deleted by the PUNLOADP instruction is made "Empty". In the following example program MAIN2 (program No. 2) is deleted.

| Program No. | Name |
| :---: | :---: |
| 1 | MAIN1 |
| 2 | MAIN2 |
| 3 | MAIN3 |
| 4 | MAIN4 |
| 5 | MAIN5 |


|  | Program No. | Name |
| :--- | :---: | :---: |
|  | 1 | MAIN1 |
| Deletes "MAIN2" by the <br> PUNLOADP instruction | 2 |  |

- MAIN2 is deleted

It is unnecessary to designate the extension „.QPG" to the file name.
The bit device specified by d goes ON during the END processing of the scan where the PUNLOADP instruction is completed. The bit device goes OFF during the next END processing.

The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.

If the power supply for the CPU is switched OFF and than turned ON again, or the CPU module is reset after the program deletion, the following operation is performed.

- When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory. When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the boot setting and program setting of the PLC parameter dialog box.
- When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code 2400)" occurs.
When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the program setting of the PLC parameter dialog box. When the program deleted by the PUNLOADP instruction is to be executed again, write the corresponding program to the CPU module.

The PUNLOADP instruction cannot be executed during a interrupt progam.
The program to be deleted from the program memory with the PUNLOADP instruction should be placed in standby status with the PSTOP instruction before.
Writing during RUN is not executed during the execution of the PUNLOADP instruction, but ececuted after the instruction is completed. Conversely, the PUNLOADP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

## Operation

 ErrorsIn the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The file name specified by $s$ does not exist.
(Error code 2410)
- The program designated by $s$ is not in standby status or is being executed. (Error code 4101)
- The program specified by s is the only one in the program memory.
(Error code 4101)

Program
PUNLOADP (GX Works2)
Example The following program deletes the program „ABCD.QPG" stored in drive 0 from the memory when MO turns from OFF to ON.


### 7.18.18 PSWAPP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ |  |  |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special <br> Function Module UП\G■ | $\begin{gathered} \text { Index Register } \\ \mathrm{Zn} \end{gathered}$ | $\underset{\$}{\text { Constant }}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | ${ }^{1)}$ | - | - | - | - | - | - | - | - |

${ }^{1}$ Local devices cannot be used.
GX IEC
Developer


GX Works2


## Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Character string data of the program file name to be unloaded, or head number <br> of the device storing the character string data | BIN 16-bit |
| s2 | Drive number storing the program to be loaded, character string data of the file <br> name, or head number of the device storing the character string data | BIN 16-bit |
| d | Device turned ON for 1 scan after completion of the instruction | Bit |

NOTE The file system is not supported by the GX IEC Developer.

## Functions Unloading of a program from program memory and loading of a program PSWAPP Unload program and load program

The PSWAPP instruction deletes (unloads) a standby program from the program memory (drive 0 ). The program to be deleted is specified by $s 1$. The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted. After the deletion, a program stored in drive 1, 2 , or 4 is transferred ro the program memory and placed in standby status. This program is specified by s2. The program memory drive 0 must have continuous free space before loading the program.

The program number of the deleted program is used for the loaded program.
It is unnecessary to designate the extension „.QPG" to the file name.
The bit device specified by d goes ON during the END processing of the scan where the PSWAPP instruction is completed. The bit device goes OFF during the next END processing.
The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed.
Establish interlocks to avoid such a case.
If the power supply for the CPU is switched OFF and than turned ON again, or the CPU module is reset after the program swap, the following operation is performed.

- When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.
When the program replaced by the PSWAPP instruction is to be executed, change the boot setting and program setting of the PLC parameter dialog box for the corresponding prgram name.
- When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code 2400)" occurs.
When the program replaced by the PSWAPP instruction is to be executed, change the program setting of the PLC parameter dialog box for the corresponding program name.
To execute the program set in the program setting of the PLC parameter dialog box, write the corresponding program to the CPU module again.

The PSWAPP instruction cannot be executed during a interrupt progam.
The PLC file settings of the loaded program are set as follows:

- All usage of the file register, device initial value, comment, and local device of the swapped program is set to "Use PLC file setting".
- The I/O refresh setting for the swapped program is „Disabled" for both input and output.

Writing during RUN is not executed during the execution of the PSWAPP instruction, but ececuted after the instruction is completed. Conversely, the PSWAPP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The drive number or the file specified by s1 or s2 does not exist. (Error code 2410)
- The drive number specified by $s 1$ is invalid. (Error code 4100)
- There is not enough capacity in the program memory (drive 0 ) to load the specified program. (Error code 2413)
- The program designated by s 1 is not in standby status or is being executed.
(Error code 4101)


## Program <br> Example

PSWAPP (GX Works2)
When M0 turns from OFF to ON in the following program example, the progam „EFGH.QPG" is deleted from the program memory. Than the program „ABCD.QPG" is loaded from drive 4, stored in the program memory, and placed in standby status.

|  |  | LD <br> PSWAPP <br> END | nstruction <br> MO <br> "EFGH" | "4:ABCD" M10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 10 |  |  | adder Dia <br> SMAPP | "4:ABCD" M10 <br> END | 7 |

### 7.18.19 RBMOV, RBMOVP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\boldsymbol{\bullet}^{1)}$ |  |

${ }^{1}$ Universal model QCPU: Other than Q00UJCPU

Devices


GX IEC
Developer


GX Works2


Variables

| Set data | Meaning | Data type |
| :--- | :--- | :--- |
| $s$ | Head number of the device storing the data to be transferred |  |
| $d$ | Head number of the destination device | BIN 16-bit |
| $n$ | Number of data to be transferred |  |

## Functions High-speed block transfer of file register

RBMOV/RBMOVP Block transfer
The RBMOV instruction batch transfers „n" points of 16-bit data starting from the device specified by $s$ to the area of „n" points starting from the device specified by d .


The transfer is possible even if there is an overlap between the source and destination devices. For the transmission to the smaller devices, the data is transferred from s. For the transmission to the larger device number, the data is transferred from $\mathrm{s}+(\mathrm{n}-1)$.
However, as shown in the example below, when transferring data from R to ZR , or from ZR to $R$, the range to be transferred (source) and the range of destination must not overlap.

- ZR transfer range:
((specified head No. of ZR) to
(specified head No. of $Z R$ + the number of transfers -1 ))
- R transfer range:
((specified head No. of R + file register block No. x 32768) to
(specified head No. of R + file register block No. x 32768 + the number of transfers -1 ))
Example: Transfer ranges of ZR and R overlap when transferring 10000 points of data from ZR30000 (source) to R10 (block No. 1 of the destination).
- ZR transfer range: (30000) to $(30000+10000-1)=(30000)$ to (39999)
- $R$ transfer range: $\quad(10+(1 \times 32768))$ to $(10+(1 \times 32768)+10000-1)$

$$
=(32778) \text { to }(42777)
$$

Therefore, the range 32778 to 39999 overlaps and data are not transferred correctly.

Source of transfer | ZRO |
| :--- |
| ZR30000 |
| ZR39999 |

If $s$ is a word device and $d$ is a bit device, the object for the word device will be the number of bits designated by the bit devive digit designation. For example, when „K1Y30" is specified by $d$, the lower four bits of the word device specified by s are the object.


If bit devices are specified by $s$ and $d$, the number of digits must be the same for $s$ and $d$.

NOTE
The RBMOV and the RBMOVP instructions are useful to batch transfer a large quantity of file register data with the QnHCPU/QnPHCPU/QnPRHCPU. With the QnUCPU, this instruction is similar to the BMOV instruction.
The comparision of processing speed between RBMOV and BMOV instructions is as follows:

- Transfer from file registers to internal devices/internal devices to file registers

| CPU | Instruction | Target memory where File Register is stored | 1 Word |  | 1000 Words |  | 10000 Words |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| $\begin{aligned} & \text { QnHCPU } \\ & \text { QnPHCPU } \\ & \text { QnPRHCPU } \end{aligned}$ | RBMOV | Standard RAM | 20.0 \% |  | 91.0 \% |  | $775.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | 22.0 \% |  | 305.0 ¢ |  | $2900.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card ${ }^{1)}$ | $22.5 \mu \mathrm{~s}$ |  | $405.0 \mu \mathrm{~s}$ |  | $3950.0 \mu \mathrm{~s}$ |  |
|  | BMOV | Standard RAM | $7.5 \mu \mathrm{~s}$ |  | 76.2 us |  | $720.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $8.0 \mu \mathrm{~s}$ |  | $384.0 \mu \mathrm{~s}$ |  | $3900.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card ${ }^{1)}$ |  |  | 418.0 us |  | $4250.0 \mu \mathrm{~s}$ |  |
| QnCPU | RBMOV | Standard RAM | 45.5 ¢s |  | 215.0 нs |  | $1850.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | 49.5 s |  | $540.0 \mu \mathrm{~s}$ |  | $5150.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card ${ }^{1)}$ |  |  |  |  |  |  |
|  | BMOV | Standard RAM | $17.5 \mu \mathrm{~s}$ |  | $177.0 \mu \mathrm{~s}$ |  | $1700.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | 18.0 s |  | $500.0 \mu \mathrm{~s}$ |  | $5050.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card ${ }^{1)}$ |  |  | $572.0 \mu \mathrm{~s}$ |  | $5800.0 \mu \mathrm{~s}$ |  |
| QOOUCPU Q01UCPU | RBMOV | Standard RAM | 12.2 \% | $34.9 \mu \mathrm{~s}$ | $121.5 \mu \mathrm{~s}$ | $145.1 \mu \mathrm{~s}$ | $1111.5 \mu \mathrm{~s}$ | $1135.1 \mu \mathrm{~s}$ |
|  |  | SRAM card ${ }^{2)}$ | - | - | - | - | - | - |
|  |  | Flash card ${ }^{2)}$ | - | - | - | - | - | - |
|  | BMOV | Standard RAM | $7.3 \mu \mathrm{~s}$ | 13.8 ¢ | $116.5 \mu \mathrm{~s}$ | $124.2 \mu \mathrm{~s}$ | $1106.5 \mu \mathrm{~s}$ | $1114.2 \mu \mathrm{~s}$ |
|  |  | SRAM card ${ }^{2)}$ | - | - | - | - | - | - |
|  |  | Flash card ${ }^{2)}$ | - | - | - | - | - | - |
| Q02UCPU | RBMOV | Standard RAM | $9.4 \mu \mathrm{~s}$ | $31.3 \mu \mathrm{~s}$ | $118.5 \mu \mathrm{~s}$ | $141.3 \mu \mathrm{~s}$ | $1108.5 \mu \mathrm{~s}$ | $1131.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $9.4 \mu \mathrm{~s}$ | $31.4 \mu \mathrm{~s}$ | $178.5 \mu \mathrm{~s}$ | $201.3 \mu \mathrm{~s}$ | $1708.5 \mu \mathrm{~s}$ | $1731.3 \mu \mathrm{~s}$ |
|  |  | Flash card ${ }^{1)}$ | $9.4 \mu \mathrm{~s}$ | $32.1 \mu \mathrm{~s}$ | $278.5 \mu \mathrm{~s}$ | $301.3 \mu \mathrm{~s}$ | $2708.5 \mu \mathrm{~s}$ | $2731.3 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $5.0 \mu \mathrm{~s}$ | $11.6 \mu \mathrm{~s}$ | $114.5 \mu \mathrm{~s}$ | $122.3 \mu \mathrm{~s}$ | $1104.5 \mu \mathrm{~s}$ | $1112.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $5.1 \mu \mathrm{~s}$ | $11.7 \mu \mathrm{~s}$ | $174.5 \mu \mathrm{~s}$ | $182.3 \mu \mathrm{~s}$ | $1704.5 \mu \mathrm{~s}$ | $1712.3 \mu \mathrm{~s}$ |
|  |  | Flash card ${ }^{1)}$ | $5.0 \mu \mathrm{~s}$ | $11.6 \mu \mathrm{~s}$ | $274.5 \mu \mathrm{~s}$ | $282.3 \mu \mathrm{~s}$ | $2704.5 \mu \mathrm{~s}$ | $2712.3 \mu \mathrm{~s}$ |
| Q03UD(E)CPU | RBMOV | Standard RAM | $11.3 \mu \mathrm{~s}$ | 16.8 \% | $120.7 \mu \mathrm{~s}$ | $127.1 \mu \mathrm{~s}$ | $1110.7 \mu \mathrm{~s}$ | $1117.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $11.2 \mu \mathrm{~s}$ | $16.7 \mu \mathrm{~s}$ | $180.7 \mu \mathrm{~s}$ | $187.1 \mu \mathrm{~s}$ | $1710.7 \mu \mathrm{~s}$ | $1717.1 \mu \mathrm{~s}$ |
|  |  | Flash card ${ }^{1)}$ | $11.3 \mu \mathrm{~s}$ | 16.8 ¢ | $280.7 \mu \mathrm{~s}$ | $287.1 \mu \mathrm{~s}$ | $2710.7 \mu \mathrm{~s}$ | $2717.1 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.8 \mu \mathrm{~s}$ | $6.6 \mu \mathrm{~s}$ | $114.7 \mu \mathrm{~s}$ | $117.1 \mu \mathrm{~s}$ | $1104.7 \mu \mathrm{~s}$ | $1107.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $4.8 \mu \mathrm{~s}$ | $6.6 \mu \mathrm{~s}$ | $147.7 \mu \mathrm{~s}$ | $177.1 \mu \mathrm{~s}$ | $1704.7 \mu \mathrm{~s}$ | $1707.1 \mu \mathrm{~s}$ |
|  |  | Flash card ${ }^{1)}$ | $4.8 \mu \mathrm{~s}$ | $6.5 \mu \mathrm{~s}$ | $274.7 \mu \mathrm{~s}$ | $277.1 \mu \mathrm{~s}$ | $2704.7 \mu \mathrm{~s}$ | $2707.1 \mu \mathrm{~s}$ |
| Q04UD(E)HCPU Q06UD(E)HCPU Q10UD(E)HCPU Q13UD(E)HCPU Q20UD(E)HCPU Q26UD(E)HCPU Q50UDEHCPU Q100UDEHCPU | RBMOV | Standard RAM | $9.2 \mu \mathrm{~s}$ | $15.1 \mu \mathrm{~s}$ | $61.0 \mu \mathrm{~s}$ | $68.6 \mu \mathrm{~s}$ | $531.0 \mu \mathrm{~s}$ | $538.6 \mu \mathrm{~s}$ |
|  |  | SRAM card | $9.4 \mu \mathrm{~s}$ | $15.6 \mu \mathrm{~s}$ | 165.0 ¢s | $172.6 \mu \mathrm{~s}$ | $1576.0 \mu \mathrm{~s}$ | $1583.6 \mu \mathrm{~s}$ |
|  |  | Flash card ${ }^{1)}$ | $9.4 \mu \mathrm{~s}$ | $15.7 \mu \mathrm{~s}$ | $260.0 \mu \mathrm{~s}$ | $267.6 \mu \mathrm{~s}$ | $2526.0 \mu \mathrm{~s}$ | $2533.6 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.1 \mu \mathrm{~s}$ | $5.6 \mu \mathrm{~s}$ | $56.0 \mu \mathrm{~s}$ | 58.6 ¢ | $526.0 \mu \mathrm{~s}$ | $528.6 \mu \mathrm{~s}$ |
|  |  | SRAM card | $4.5 \mu \mathrm{~s}$ | $6.1 \mu \mathrm{~s}$ | $160.0 \mu \mathrm{~s}$ | $162.6 \mu \mathrm{~s}$ | $1571.0 \mu \mathrm{~s}$ | $1573.6 \mu \mathrm{~s}$ |
|  |  | Flash card ${ }^{1)}$ | $4.3 \mu \mathrm{~s}$ | $6.2 \mu \mathrm{~s}$ | $255.0 \mu \mathrm{~s}$ | $257.6 \mu \mathrm{~s}$ | $2521.0 \mu \mathrm{~s}$ | $2523.6 \mu \mathrm{~s}$ |

[^80]- Transfer from file registers to file registers

| CPU | Instruction | Target memory where File Register is stored | 1 Word |  | 1000 Words |  | 10000 Words |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| QnHCPU <br> QnPHCPU <br> QnPRHCPU | RBMOV | Standard RAM | 20.0 \% |  | $91.0 \mu \mathrm{~s}$ |  | 775.0 нs |  |
|  |  | SRAM card | $22.5 \mu \mathrm{~s}$ |  | $545.0 \mu \mathrm{~s}$ |  | $5300.0 \mu \mathrm{~s}$ |  |
|  | BMOV | Standard RAM | $7.5 \mu \mathrm{~s}$ |  | $77.0 \mu \mathrm{~s}$ |  | $720.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $8.5 \mu \mathrm{~s}$ |  | 692.0 us |  | $7050.0 \mu \mathrm{~s}$ |  |
| QnCPU | RBMOV | Standard RAM | 45.5 \% |  | 215.0 us |  | 1850.0 \% |  |
|  |  | SRAM card | $50.0 \mu \mathrm{~s}$ |  | $870.0 \mu \mathrm{~s}$ |  | $8350.0 \mu \mathrm{~s}$ |  |
|  | BMOV | Standard RAM | $17.5 \mu \mathrm{~s}$ |  | $179.0 \mu \mathrm{~s}$ |  | $1700.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $18.5 \mu \mathrm{~s}$ |  | $839.0 \mu \mathrm{~s}$ |  | $8600.0 \mu \mathrm{~s}$ |  |
| $\begin{aligned} & \text { Q00UCPU } \\ & \text { Q01UCPU } \end{aligned}$ | RBMOV | Standard RAM | 12.6 s | $35.3 \mu \mathrm{~s}$ | 232.5 ¢ | 256.1 ¢s | $2211.5 \mu \mathrm{~s}$ | $2235.1 \mu \mathrm{~s}$ |
|  |  | SRAM card ${ }^{1)}$ | - | - | - | - | - | - |
|  | BMOV | Standard RAM | $7.7 \mu \mathrm{~s}$ | $14.2 \mu \mathrm{~s}$ | $227.5 \mu \mathrm{~s}$ | 234.2 ¢s | $2206.5 \mu \mathrm{~s}$ | $2214.2 \mu \mathrm{~s}$ |
|  |  | SRAM card ${ }^{1)}$ | - | - | - | - | - | - |
| Q02UCPU | RBMOV | Standard RAM | $9.6 \mu \mathrm{~s}$ | $31.5 \mu \mathrm{~s}$ | 228.5 ¢ | 252.3 ¢ | $2208.5 \mu \mathrm{~s}$ | $2231.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $9.6 \mu \mathrm{~s}$ | $31.5 \mu \mathrm{~s}$ | $378.5 \mu \mathrm{~s}$ | 401.3 ¢ | $3708.5 \mu \mathrm{~s}$ | $3731.3 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $5.2 \mu \mathrm{~s}$ | $11.8 \mu \mathrm{~s}$ | $224.5 \mu \mathrm{~s}$ | 232.3 ¢ | $2204.5 \mu \mathrm{~s}$ | $2212.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $5.2 \mu \mathrm{~s}$ | 11.8 \% | $374.5 \mu \mathrm{~s}$ | 382.3 ¢ | $3704.5 \mu \mathrm{~s}$ | $3712.3 \mu \mathrm{~s}$ |
| Q03UD(E)CPU | RBMOV | Standard RAM | $11.2 \mu \mathrm{~s}$ | $16.7 \mu \mathrm{~s}$ | $230.7 \mu \mathrm{~s}$ | $237.1 \mu \mathrm{~s}$ | $2210.7 \mu \mathrm{~s}$ | $2217.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $11.6 \mu \mathrm{~s}$ | 16.7 \% | $380.7 \mu \mathrm{~s}$ | 387.1 ¢ | $3710.7 \mu \mathrm{~s}$ | $3717.1 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.9 \mu \mathrm{~s}$ | $6.7 \mu \mathrm{~s}$ | $224.7 \mu \mathrm{~s}$ | $227.1 \mu \mathrm{~s}$ | $2204.7 \mu \mathrm{~s}$ | $2207.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $5.2 \mu \mathrm{~s}$ | $6.7 \mu \mathrm{~s}$ | $374.7 \mu \mathrm{~s}$ | 377.1 us | $3704.7 \mu \mathrm{~s}$ | $3707.1 \mu \mathrm{~s}$ |
| Q04UD(E)HCPU Q06UD(E)HCPU Q10UD(E)HCPU Q13UD(E)HCPU Q20UD(E)HCPU Q26UD(E)HCPU Q50UDEHCPU Q100UDEHCPU | RBMOV | Standard RAM | $9.3 \mu \mathrm{~s}$ | $15.5 \mu \mathrm{~s}$ | $118.0 \mu \mathrm{~s}$ | $124.6 \mu \mathrm{~s}$ | $1102.0 \mu \mathrm{~s}$ | $1107.6 \mu \mathrm{~s}$ |
|  |  | SRAM card | $9.7 \mu \mathrm{~s}$ | $15.5 \mu \mathrm{~s}$ | $365.0 \mu \mathrm{~s}$ | $371.6 \mu \mathrm{~s}$ | $3571.0 \mu \mathrm{~s}$ | $3578.6 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.3 \mu \mathrm{~s}$ | $6.2 \mu \mathrm{~s}$ | $113.0 \mu \mathrm{~s}$ | 115.6 ¢ | $1096.0 \mu \mathrm{~s}$ | $1098.6 \mu \mathrm{~s}$ |
|  |  | SRAM card | $4.5 \mu \mathrm{~s}$ | $6.1 \mu \mathrm{~s}$ | $360.0 \mu \mathrm{~s}$ | 362.6 ¢ | $3566.0 \mu \mathrm{~s}$ | 3568.6 ¢ |

${ }^{1}$ Unusable for the Q00UCPU and Q01UCPU.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code Errors is stored into SDO.

- The device range of „n" points starting from s or d exceeds the available device. (Error code 4101)
- The file register is not designated for both s and d.
(Error code 4101)


## Program

RBMOVP

## Example 1

The following program transfers the lower four bits (b0 through b3) of data in D66 through D69 to the outputs Y30 through Y3F with the rising edge of SM402. The number of data (4 blocks) is specified by n .
The bit patterns show the structure of bits before and after the transfer.

${ }^{1}$ These bits are ignored.

## Program

RBMOVP
With leading edge from SM402, the following program transfers data at X20 through X2F to D100 through D103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.


### 7.18.20 UMSG

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Intern (Sys | evices User) | File- | Indirect specifi- | $\begin{gathered} \text { MELS } \\ \text { Dire } \end{gathered}$ | $\begin{aligned} & \text { NET/H } \\ & \square \square \square \end{aligned}$ | Special Function | Index Register | Constants | Other |
|  | Bit | Word |  | cations | Bit | Word | U $\square \backslash \square$ |  |  |  |
| s | - | $\bigcirc$ | - | - | - | - | - | - | ${ }^{1)}$ | - |

${ }^{1}$ Only strings can be used
GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | String to display on display unit, or lead number (string) of device storing string to <br> display | - |

## Functions

## User message

## UMSG User message

The string data specified by s is displayed as a user message in the display unit.
The string specified directly by (surrounded by double quotation marks (")) or the string from the device number specified by s until the device number storing " OOH " is displayed.


Strings of up to 128 single-byte characters can be displayed in the display unit.
The user message is displayed when the UMSG instruction command is rising.
If the string is changed while the command is on, then the modified user message will appear in the display unit.
The string specified by the UMSG instruction is displayed upon END processing. If two or more UMSG instructions are executed, then the last UMSG instruction executed before the END is valid. If two or more programs are running, then the last UMSG instruction to be executed is valid.
This instruction is not processed if it is run when no display unit is mounted.
If the "ESC" key on the display unit is pressed while a user message is being displayed, the displayed message will disappear. To display the message again, execute "User Message" from the menu screen on the display unit.
If a NULL code $(00 \mathrm{H})$ is specified as the argument to this instruction, then any message currently being displayed will disappear. The procedure for specifying a NULL code ( 00 H ) in the instruction parameter is as follows:


See the MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals) for details about the display unit.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- When there is no NULL code $(00 \mathrm{H})$ within the range of the target device following the device number specified by s.
(Error code 4101)
- When more than 128 single-byte characters are specified in the s string.
(Error code 4100)


## Program

Example 1

UMSG
This program displays the string stored after D10 on the display unit, when X10 is set to "on".


## Program

Example 2
UMSG
This program displays "Line-A Working" on the display unit when MO is set to "on".

| Instruction List |  |  | Ladder Diagram |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 <br> 11 |  | orking <br> END |
| b15 b8 b7 b0 |  |  |  |  |  |
| $60_{\text {H }}$ | 82 ${ }_{\text {H }}$ |  |  |  |  |
| $89_{\text {H }}$ | $83_{\mathrm{H}}$ |  |  |  |  |
| $43_{\mathrm{H}}$ | $83_{\mathrm{H}}$ |  |  | User message |  |
| $93_{\mathrm{H}}$ | $83_{\mathrm{H}}$ |  |  | ding |  |
| $40_{\mathrm{H}}$ | $81_{\mathrm{H}}$ |  |  | Line-A working |  |
| 5 EH | 89 ${ }_{\text {H }}$ |  |  |  |  |
| $5 \mathrm{D}_{\mathrm{H}}$ | 93 H |  | Run UMSG |  |  |
| 86H | 92H |  | instruction |  |  |
| 0000 ${ }_{\text {H }}$ |  |  |  |  |  |

## Program UMSG

Example 3 This program displays "Line-B stop" on the display unit when X10 is set to "on", and clears the message when X10 is set to "off".


## 8 Data Link Instructions

### 8.1 Categories of instructions

The following table gives an overview of the data link instructions:

| Category | Meaning |
| :--- | :--- |
| Network refresh instructions | Instructions for data refresh operations in network modules. |
| Read/Write routing information | Read and write routing parameters (network number and station <br> number of relay station, station number of routing station). |

### 8.2 Data refresh instructions

The following instructions refresh data in network modules. The following table gives an overview of the instructions:

| Function | MELSEC-Instruction <br> in <br> MELSEC-Editor | MELSEC-Instruction <br> in <br> IEC-Editor |
| :---: | :---: | :---: |
| Instructions for Network refresh | S.ZCOM |  |
|  | SP.ZCOM |  |
|  | S.ZCOM |  |
|  | SP.ZCOM |  |

The ZCOM instruction is used to perform refresh at any timing during execution of a sequence program.
The targets of refresh performed by the ZCOM instruction are indicated below.

- Refresh of CC-Link IE (when refresh parameters are set) (QCPU only)
- Refresh of MELSECNET/H (when refresh parameters are set) (QCPU only)
- Auto refresh of CC-Link (when refresh device is set)
- Auto refresh of intelligent function module (when auto refresh is set)

NOTE In this section, instruction names are abbreviated as follows if not specified particularly: $S(P) . Z C O M==>Z C O M$.

### 8.2.1 S.ZCOM, SP.ZCOM

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function <br> Module <br> U $\square \mathbf{G} \square$ | Index Register | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Jn | Network number for host station (QCPU only). | BIN 16-bit |
| Un | Head I/O number of host station network. |  |

## Functions Network data refresh

## S.ZCOM Data refresh in network modules

On execution of the ZCOM instruction the CPU suspends processing the sequence program and refreshes the data in the network modules specified by Jn and Un.
(Specification cannot be made via Jn for LCPU.)
$\square$
${ }^{1}$ Execution of the ZCOM instruction
${ }^{2}$ Data refresh
The ZCOM instruction does not perform the following processing.

- Communication processing between CPU module and programming tool
- Monitor processing of other station
- Read processing of buffer memory of other intelligent function module by serial communication module.
- Low-speed cyclic data transmission of MELSECNET/H


## PLC to PLC network (Controller network in CC-Link IE controller network) (QCPU only)

In cases where the scan time of the sequence program of the host station exceeds the scan time of the other stations, the ZCOM instruction ensures that the data from the other station is incorporated properly.

The following figure shows an example for data communication without applying the ZCOM instruction:

${ }^{1}$ Program of the control station
${ }^{2}$ Program scan of the linked station
${ }^{3}$ Program of the normal station

The following figure shows an example for data communication applying the ZCOM instruction:

${ }^{1}$ Program of the control station
${ }^{2}$ Program scan of the linked station
${ }^{3}$ Program of the normal station

For details of the transmission delay time on the PLC to PLC network (Controller network in CC-Link IE controller network), refer to the corresponding manuals of the network modules.

In cases where the scan time of the object station exceeds the scan time of the sequence program, the ZCOM instruction does not improve data communication.

${ }^{1}$ Sequence program
${ }^{2}$ Scan time of the object station

## Remote I/O network (QCPU only)

The link refresh of the remote master station is performed by the "END processing" of the CPU module. Since link scan is performed at completion of link refresh, link scan 'synchronizes' with the program of the CPU module.

When the ZCOM instruction is used at the remote master station, link refresh is performed at the point of ZCOM instruction execution, and link scan is performed at completion of link refresh. Hence, use of the ZCOM instruction at the remote master station speeds up send/ receive processing to/from the remote I/O station.

The following figure shows an example for data communication without applying the ZCOM instruction:


[^81]The following figure shows an example for data communication applying the ZCOM instruction:

${ }^{1}$ Program of the remote master station
${ }^{2}$ Link scan
${ }^{3}$ Remote I/O station network refresh
${ }^{4}$ I/O module
${ }^{5}$ Intelligent function module

The ZCOM instruction may be executed any times within a sequence program. However, note that each execution increases the scan time of the sequence program by the execution time of the data refresh.
Designating "Un" in the argument enables the access not only to network modules but also to intelligent function modules. In this case, the automatic refresh is performed for the buffer memory of the intelligent function module (replaces the FROM/TO instructions).
Only with the Universal model QCPU and LCPU, interruption of processing is enabled during the execution of the ZCOM instruction. However, when refresh data are used in an interrupted program, the data can split.

## NOTES

The ZCOM instruction cannot be used in a fixed cycle execution type program or interrupt program.
The Redundant CPU has restrictions on use of the ZCOM instruction. Refer to the manual of the redundant system for details.

Operation In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.

- The specified network number is not connected to the host station.
(Error code 4102)
- The module for the specified I/O number is not a network unit or link unit.
(Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU) (Error code 2111)
- The module for the specified I/O number is not a network unit or link unit. (Universal model QCPU, LCPU) (Error code 4102)
nOTE

Program
Example 1

To conduct only communication with peripheral device, use the COM instruction.
S.ZCOM

While XO is set, the following program refreshes data in the network module with the network number 6 .


Program
Example 2
S.ZCOM

While XO is set, the following program refreshes data in the network module at the I/O numbers X/Y30 through X/Y4F.


### 8.3 Reading and writing routing information

These instructions read and write routing information. The routing parameters comprise network and station number of the relay station and the station number of the routing station.

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | S.RTREAD | RTREAD_M |
|  | SP.RTREAD | RTREADP_M |
| Write routing information | S.RTWRITE | RTWRITE_M |
|  | SP.RTWRITE | RTWRITEP_M |

NOTE In this section, instruction names are abbreviated as follows if not specified particularly:

- $S(P) . R T R E A D==>R T R E A D$
- $S(P) . R T W R I T E==>$ RTWRITE


### 8.3.1 S.RTREAD, SP.RTREAD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J■N |  | Special Function Module U $\square \mathrm{G} \square$ | $\underset{\text { Zn }}{\text { Index Register }}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | - | $\bullet$ | - | - | - | - | - | $\bullet$ | - |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | Z.RTREAD $\begin{array}{ll}n \\ d\end{array}$ |  | RTREAD_M $\quad$ M.d |

## GX Works2



Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $n$ | Destination network of transmission (1 to 239). | BIN 16-bit | ANY16 |
| d | First number of device storing read routing information. | Device <br> number | Array [0..2] of <br> ANY16 |

## Functions Reading routing information

## S.RTREAD Read instruction

The S.RTREAD instruction reads the routing information from the destination network specified by n . The routing information is stored in routing parameters. The read routing information is stored from d+0 (Array_d[0]) onwards.

If no data is specified for the transmission the value 0 is written to the devices specified from d on (Array_d[0] through Array_d[2]).
The figure below shows the contents specified from d+0 (Array_d[0]) on:

| d+0 | 1) | (1-239) | ${ }^{1}$ Network number of relay station <br> ${ }^{2}$ Station number of relay station (see table below for range) <br> ${ }^{3}$ Dummy |  |
| :---: | :---: | :---: | :---: | :---: |
| d+1 | 2) |  |  |  |
| d+2 | 3) |  |  |  |
|  |  |  |  |  |


| Network type | Specification range for relay station number |
| :--- | :--- |
| MELSECNET/H | 1 to 64 |
| CC-Link IE controller network | 1 to 120 |
| CC-Link IE field network | • Master station: Fixed at 125. (The fixed value is stored.) <br> • Local station: 1 to 120 (A station number is stored.) |

Operation Errors

Program Example

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data value specified for $n$ does not range within 1 and 239. (Error code 4100)
- The device specified by d exceeds the range of the corresponding device.
(For the Universal model QCPU only) (Error code 4101)


## S.RTREAD

While X0 is set, the following program reads the routing information from the network specified by DO.


NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 8.3.2 S.RTWRITE, SP.RTWRITE

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct |  | Special Function Module U $\square$ G | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | - | $\bullet$ | - | - | - | - | - | - | - |
| s | - | - | - | - | - | - | - | - | - |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | Z.RTWRITE $\quad \begin{aligned} & n \\ & \\ & \vdots\end{aligned}$ |  | RTORITE_M n.s |

## GX Works2



Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $n$ | Destination network of transmission (1 to 239). | BIN 16-bit | ANY16 |
| $s$ | First number of device storing routing information to be written. | Device <br> number | Array [0...2] <br> of ANY16 |

## Functions Writing routing information

## S.RTWRITE Write instruction

The S.RTWRITE instruction writes the routing information to the destination network specified by n . The routing information is stored in routing parameters. The read routing information is stored from s+0 (Array_s[0]) onwards.

If data for the destination network is set in the routing parameters, it is used to refresh the data stored from s+0 (Array_s[0]) on.
If all data in $s$ or later ( $s+0$ to $s+2$ ) is 0 , the data for the transfer destination network number specified by n is deleted from the routing parameters.

The figure below shows the contents specified from s+0 (Array_d[0]) on:


| Network type | Specification range for relay station number |
| :--- | :--- |
| MELSECNET/H | 1 to 64 |
| CC-Link IE controller network | 1 to 120 |
| CC-Link IE field network | • Master station: Fixed at 125. (The fixed value is stored.) <br> • Local station: 1 to 120 (A station number is stored.) |

## Operation

 In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error Errors code is stored into SD0.- The data value specified for $n$ does not range within 1 and 239. (Error code 4100)
- The data specified by s exceed the relevant ranges. (Error code 4100)
- When the total number of routing information registered in the routing parameter of the network parameters and routing information registered with the RTWRITE instruction exceeds 64. (Error code 4100)
- The device specified by s exceeds the range of the corresponding device. (For the Universal model QCPU only.) (Error code 4101)


## Program

Example

## S.RTWRITE

While X0 is set, the following program writes the routing information stored in D1 through D3 as routing parameters to the network specified by D0.


NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

## $9 \quad$ Multiple CPU Dedicated Instructions

Following instructions are available for use in a multi-CPU system:

| Function | MELSEC-Instruction <br> in <br> MELSEC-Editor | MELSEC-Instruction <br> in <br> IEC-Editor |
| :---: | :---: | :---: |
|  | S.TO | TO_S_M |
|  | SP.TO | TO_SP_M |
|  | TO |  |
|  | TOP |  |
|  | DTO |  |
| Read from CPU shared memory of <br> another station | DTOP | FROM_M |
|  | FROM | FROMP_M |
|  | FROMP |  |
|  | DFRO |  |

### 9.1 Writing to the CPU shared memory of host CPU

The S.TO or TO instruction is used to write to the CPU shared memory of the host station in the multiple CPU system.

The following table indicates the usability of the S.TO and TO instructions.

| CPU Module Type Name |  | S.TO Instruction | TO Instruction |
| :--- | :--- | :---: | :---: |
| Basic model QCPU | Q00JCPU | - | - |
|  | Q00CPU, Q01CPU | - | - |
| High Performance model <br> QCPU | Q02CPU, Q02HCPU, <br> Q06HCPU, Q12HCPU, <br> Q25HCPU | - | - |
|  | Q02PHCPU, Q06PHCPU, <br> Q12PHCPU, Q25PHCPU | - | - |
| Redundant CPU | Q12PRHCPU, Q25PRHCPU | - | - |
| Universal model QCPU | Q00UJCPU | - | - |
|  | Q00UCPU, Q01UCPU, <br> Q02UCPU, Q03UDCPU, <br> Q04UDHCPU, Q06UDHCPU, <br> Q10UDHCPU, Q13UDHCPU, <br> Q20UDHCPU, Q26UDHCPU, | - | - |

- Usable
- Not usable


## Operation of S.TO instruction

The S.TO instruction can write data to the CPU shared memory of the host CPU module. The following figure shows the processing performed when the S.TO instruction is executed in CPU No. 1.


## Operation of the TO instruction

The TO instruction can write device memory data to the following memories.

- CPU shared memory of host CPU module
- Buffer memory of intelligent function module

The following figure shows the processing performed when the TO instruction is executed in CPU No. 1.


NOTE
Both of the S.TO and TO instructions can be used for the Basic model QCPU (Q00CPU or Q01CPU) and Universal model QCPU to write data to the CPU shared memory. However, use of the TO instruction is recommended, since use of S.TO instruction increases the number of steps and processing time.
Refer to section 7.8.2 when writing to the buffer memory of the intelligent function module by the TO instruction.

### 9.1.1 <br> S.TO, SP.TO

CPU

${ }^{1}$ Basic model QCPU:The first 5 digits of serial No is "04122" or higher.
${ }^{2}$ High performance model QCPU: Function version B or later.
Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direct $\qquad$ |  | Special <br> Function Module U-\G■ | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| n2 | - | $\bullet$ | - | - | - | - | - | $\bullet$ | - |
| n3 | - | - | - | - | - | - | - | - | - |
| n4 | - | - | - | - | - | - | - | $\bigcirc$ | - |
| d | $\bullet$ | - | $\bigcirc$ | - | - | - | - | - | - |

GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s1 s2 s3 s4 d |  | TO_S_M si, s2, s3, s4, d |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| n1 | Head I/O number of the host CPU | BIN16-bit |
| n2 | First number of CPU shared memory address area to be written to <br> - Basic model QCPU: 0 to 511 <br> - High Performance model QCPU, Process CPU, Universal model QCPU: 0 to 4095 |  |
| n3 | First number of device area storing data to be written. |  |
| n4 | Number of data to be written <br> - Basic model QCPU: 1 to 320 <br> - High Performance model QCPU, Process CPU: 1 to 256 <br> - Universal model QCPU: 1 to 2048 |  |
| d | Bit device which is turned ON for one scan after the instruction is executed | Bit |

## Functions Writing data to the CPU shared memory

## S.TO/SP.TO Write data

The S.TO instruction writes data to the user's area in the shared memory of the CPU which is executing the S.TO instruction (host station). The destination adress in the shared memory is entered in n 2 . The data is taken from a device area in the same CPU, starting from the number specified in n3. The number of data words is specified in n4.
The S.TO instruction cannot be used for writing data directly to another CPU in a multi-CPU system.


- CPU shared memory address of the Basic model QCPU

- CPU shared memory address of the High Performance model QCPU, Process CPU and Universal model QCPU (Data cannot be written to the multiple CPU high speed transmission area of the Universal model QCPU with the S(P).TO instruction)


When the number of write points is entered in n4 as „0", processing of the instruction is not performed and the completion device, specified in d, does not turn on, either.

Only one S.TO instruction may be executed in one scan by each CPU. However, automatic handshaking makes sure that only the instruction called first will be processed, if two or more S.TO instructions are enabled simultaneously.

The number of data that can be written varies depending on the target CPU module.

| CPU Module | Number of Write Points |
| :--- | :---: |
| Basic model CPU | $1-320$ |
| High Performance model QCPU, Process CPU | $1-256$ |
| Universal model QCPU | $1-2048$ |

The head I/O number of the CPU is determined by the slot in which the CPU module is loaded. Only the first 3 digits of the head I/O number are entered in n 1 .

| Slot of the base unit | CPU | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ |
| :--- | :---: | :---: | :---: | :---: |
| Number of the CPU in multi-CPU system | $\mathbf{1}$ | $\mathbf{2}$ | 3 | 4 |
| Head I/O number | $3 E 00$ | $3 E 10$ | $3 E 20$ | $3 E 30$ |
| Contents of $n 1$ | $3 E 0$ | $3 E 1$ | $3 E 2$ | $3 E 3$ |

NOTE Writing data to CPU shared memory can be performed using the intelligent function module device.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Errors

Program
Example

In the following cases an operation error occurs, the error flag is set, and the corresponding error code is stored in SDO:

- When the specified data is outside the following range. (Error code 4101)
- The number of write points specified in n 4 is outside the specified range of the setting data.
- The beginning of the CPU shared memory specified in n2 is larger than the CPU shared memory adress range.
- The beginning of the CPU shared memory specified in n2 plus the number of write points specified in n 4 exceeds the CPU shared memory adress range.
- The first device number (n3) where the data to be written is stored plus the number of write points specified in n 4 exceeds the device range.
- When the host CPU operation information area, system area or host CPU refresh area is specified to the CPU shared memory address (n2) of the write destination
(High Performance model QCPU, Process CPU) (Error code 4101)
(Basic model QCPU, Universal model QCPU) (Error code 4111)
- The value stored in $n 1$ is not the head I/O-number of the CPU performing the S.TO instruction.
(High Performance model QCPU, Process CPU) (Error code 2107)
(Basic model QCPU, Universal model QCPU) (Error code 4112)
- No CPU module is installed at the position specified by the head I/O number of the CPU module. (Error code 2110)
- The number stored in $n 1$ is other than a correct head I/O number (3E0H, 3E1H, 3E2H or 3E3H). (Error code 4100)
- The specified instruction is improper. (Error code 4002)
- The specified number of devices is wrong. (Error code 4003)
- An unusable device was specified. (Error code 4002)


## SP.TO

The data stored in CPU1 in the data registers D0 to D9 is written into the shared memory of the same CPU, beginning at adress Adresse 800H when X0 turns ON.


### 9.1.2 TO, TOP, DTO, DTOP

CPU

${ }^{1}$ Q00CPU/Q01CPU whose first 5 digits of the serial No. is " 04122 " or higher
Devices


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Head I/O number of the host CPU <br> - Basic model QCPU: 3EOH <br> - Universal model QCPU: 3 3OH to 3E3H |  |
| n2 | First number of CPU shared memory address area to be written to <br> - Basic model QCPU: 192 to 511 <br> - Universal model QCPU: 2048 to 4095,10000 to $24335^{1)}$ | BIN16-bit |
| s | Data to be written or first number of device area storing data to be written. |  |
| n3 | Number of data to be written <br> - Basic model QCPU: TO(P): 1 to 320, DTO(P) : 1 to 160 <br> - Universal model QCPU: TO(P): 1 to $14336^{1)}$, DTO(P) $: 1$ to $7168^{1)}$ |  |

[^82]
## Functions Writing data to the host station CPU shared memory TO/TOP Write data

Writes device data of words s to n3 to the CPU shared memory address specified by n 2 of the host CPU module or later address.


When a constant is designated to $s$, the instruction writes the same data (value designated to s) to the area of n 3 words starting from the specified CPU shared memory.

Following figure shows an example when the constant 5 is designated to s.

${ }^{1}$ Constant
${ }^{2} \mathrm{CPU}$ shared memory of host CPU (n1)
${ }^{3} \mathrm{n} 3$ words (same data is written)

The head I/O number of the CPU is determined by the slot in which the CPU module is loaded. Only the first 3 digits of the head I/O number are entered in n 1 .

| Slot of the base unit | CPU | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ |
| :--- | :---: | :---: | :---: | :---: |
| Number of the CPU in multi-CPU system | $\mathbf{1}$ | $\mathbf{2}$ | 3 | 4 |
| Head I/O number | $3 E 00$ | $3 E 10$ | $3 E 20$ | $3 E 30$ |
| Contents of $n 1$ | $3 E 0$ | $3 E 1$ | $3 E 2$ | $3 E 3$ |

NOTE Writing data to CPU shared memory can be performed using the intelligent function module device.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

- CPU shared memory address of the Basic model QCPU

- CPU shared memory address of the Universal model QCPU


When the number of write points in n 3 is „0", processing of the instruction is not performed.
The number of data that can be written varies depending on the target CPU module.

| CPU Module | Number of Write Points |
| :--- | :---: |
| Basic model CPU | $1-320$ |
| Universal model QCPU | $1-14336$ |

## DTO/DTOP Write data

Writes device data of words $s$ to $(\mathrm{n} 3 \times 2)$ to the CPU shared memory address specified by n 2 of the host CPU module or later address.


When a constant is designated to $s$, the instruction writes the same data (value designated to s) to the area of n3x2 words starting from the specified CPU shared memory.

Following figure shows an example when the constant 5 is designated to s .

${ }^{1}$ Constant
${ }^{2} \mathrm{CPU}$ shared memory of host CPU (n1)
${ }^{3} \mathrm{n} 3 \times 2$ words (same data is written)

When the number of write points in n3 is „0", processing of the instruction is not performed.
The number of data that can be written varies depending on the target CPU module.

| CPU Module | Number of Write Points |
| :--- | :---: |
| Basic model CPU | $1-160$ |
| Universal model QCPU | $1-7168$ |

NOTE Writing data to CPU shared memory can be performed using the intelligent function module device.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Errors

Program
Example 1

In the following cases an operation error occurs, the error flag is set, and the corresponding error code is stored in SDO:

- When the specified data is outside the following range.
(Error code 4101)
- The number of write points specified in n3 is outside the specified range of the setting data.
- The beginning of the CPU shared memory specified in n2 plus the number of write points specified in n3 exceeds the CPU shared memory adress range.
- The first device number (s) where the data to be written is stored plus the number of write points specified in n3 exceeds the device range.
- When the head of CPU shared memory address (n2) of the write destination host CPU is outside the write permitted area.
- When the head of CPU shared memory address (n2) of the write destination host CPU is an invalid value. (Error code 4111)
- The value stored in $n 1$ is not the head I/O-number of the host CPU. (Exclude the case when the multiple CPU high speed transmisson area of other CPU is used.)
(Error code 4112)
- No CPU module is installed at the position specified by the head I/O number of the CPU module.
(Error code 2110)

TOP
The following program stores 10 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 1 when XO is turned ON.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

## Program

Example 2

DTOP
The following program stores 20 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 4 when X0 is turned ON.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

### 9.2 Read from CPU shared memory of another station

The FROM/FROMP/DFRO/DFROP instructions of Multiple CPU system can read from the following memories:

- Buffer memory of intelligent function module
- CPU shared memory of other CPU module
- CPU shared memory of host CPU module (applicable for the Basic model QCPU and Universal model QCPU)

The following figure shows the processing performed when the $\operatorname{FROM}(P)$ instruction is executed in CPU No. 1.


NOTE $\quad$ Refer to section 7.8 .1 for reading the buffer memory of the intelligent function module with the FROM/DFRO instruction.

### 9.2.1 FROM, FROMP, DFRO, DFROP

## CPU


${ }^{1}$ Basic model QCPU:The first 5 digits of serial No is "04122" or higher.
${ }^{2}$ High performance model QCPU: Function version B or later.
Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/H Direkt J $\square \square$ |  | Special <br> Function Module U $\square$ G $\square$ | $\begin{gathered} \text { Index Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  | U |
| n1 | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| n2 | - | - | - | - | - | - | $\bullet$ | - | - |
| d | - | - | - | - | - | - | - | - | - |
| n3 | - | $\bullet$ | - | - | - | $\bullet$ | - | - | - |

GX IEC Developer


GX Works2


Variables

| Set Data | Meaning | Data type |
| :--- | :--- | :--- |
| n1 | Head I/O adress of the CPU which stores the data to be read <br> - Basic model QCPU: 3EOH to 3E2H <br> - High Performance model QCPU, Process CPU, Universal model QCPU: <br> 3EOH to 3E3H |  |
| n2 | First address of data to be read in CPU shared memory <br> - Basic model QCPU: 0 to 512 <br> - High Performance model QCPU, Process CPU: 0 to 4095 <br> - Universal model QCPU: 0 to 4095, 10000 to $24335^{1)}$ | BIN 16 bit |
| d | First number of memory address area where the read data will be stored |  |
| n3 | Number of data words to read <br> - Basic model QCPU: FROM(P): 1 to 512, DFRO(P): 1 to 256 <br> - High Performance model QCPU, Process CPU: FROM(P): 1 to 4096 <br> - Universal model QCPU: FROM(P): 1 to 14336 |  |

${ }^{1}$ The setting range varies depending on the auto refresh setting range of the multiple CPU high speed transmission function.

## Functions Reading from shared memory of another CPU

 FROM/FROMP Read word dataIn a multi-CPU system the FROM instruction is used to read word data from the user's free area of the shared memory of another CPU. The head adress of this CPU is specified in n1. Enter the number of words to be read in n3. The starting adress in the shared memory of the other CPU is specified in n 2 . The data will be stored in the CPU which executes the FROM instruction starting from the device specified in d .


The head I/O number of the CPU is determined by the slot in which the CPU module is loaded. Only the first 3 digits of the head I/O number are entered in $n 1$.

| Slot of the base unit | CPU | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ |
| :--- | :---: | :---: | :---: | :---: |
| Number of the CPU in multi-CPU system | 1 | 2 | 3 | 4 |
| Head I/O number | $3 E 00$ | $3 E 10$ | $3 E 20$ | $3 E 30$ |
| Contents of n1 | $3 E 0$ | $3 E 1$ | $3 E 2$ | $3 E 3$ |

- CPU shared memory address of the Basic model QCPU

- CPU shared memory address of the High Performance model QCPU and Process CPU

- CPU shared memory address of the Universal model QCPU


Processing of the instruction is not performed when the number of read data is entered in $n 3$ as „0".
The number of data that can be read varies depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| Basic model CPU | $1-512$ |
| Universal model QCPU | $1-14336$ |

## DFROM/DFROMP Read word data

Reads the data of ( $\mathrm{n} 3 \times 2$ ) words from the CPU shared memory address designated by $n 2$ of the CPU module designated by n 1 , and stores that data into the area starting from the device designated by d .

| Device memory | Shared memory of the CPU specified in n1 |  |
| :---: | :---: | :---: |
| d |  | n3 |

Processing of the instruction is not performed when the number of read data is entered in n3 as „0".

The number of data that can be read varies depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| Basic model CPU | $1-256$ |
| Universal model QCPU | $1-7168$ |

NOTES
Reading data from CPU shared memory can be performed using the intelligent function module device. (For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).)

The QCPU provides automatic interlocks for the FROM and TO instructions.

## Operation Errors

## Program

## Example 1

## Program

In the following cases an operation error occurs, the error flag (SMO) is set, and the corresponding error code is stored in SDO:

- When the specified data is outside the following range.
(Error code 4101)
- The beginning of the CPU shared memory adress (n2) from where read will be performed is greater than the CPU shared memory range.
- The in n2 specified beginning of the CPU shared memory plus the number of read points (n3) exceeds the CPU shared memory range.
- The read data storage device number (d) plus the number of read points (n3) is greater than the specified device range.
- No CPU module exists in the position specified with the head I/O number in n 1 .
(Error code 2110)
- When the head of CPU shared memory address (n2) which performs reading is an invalid value. (Error code 4101)


## FROM

When XO is set, 10 datawords are read from the shared memory of CPU No. 2, starting from address 800 H . The data is stored in the data registers D0 to D9 of the CPU processing the FROM instruction.


## DFROP

When XO is set, 20 datawords are read from the shared memory of CPU No. 4, starting from address 10000. The data is stored in the area starting from D0 of the CPU processing the instruction.

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |

## 10 Multiple CPU Device Write/Read Instructions

## Dedicated Instructions for Multiple CPU high-speed transmission

| Function | MELSEC-Instruction <br> in <br> MELSE-Editor | MELSEC-Instruction <br> in <br> iEC-Editor |
| :---: | :---: | :---: |
|  | D.DDWR |  |
| Reading devices from another CPU | DP.DDWR |  |
|  | D.DDRD |  |

### 10.1 Overview

The multiple CPU high-speed transmission dedicated instruction directs the Universal model QCPU to write/read device data to/from another Universal model QCPU.

The following shows an operation when CPU No. 1 writes device data to CPU No. 2 with the multiple CPU high-speed transmission dedicated instruction.


NOTE The multiple CPU high-speed transmission dedicated instruction in either host CPU or another CPU (target CPU module of instruction) is available only for the following CPU modules.

- Q03UDCPU, Q04UDHCPU, Q06UDHCPU

The first five digits of serial number is 10012 or higher.

- Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU
- QnUDE(H)CPU


## Parameter setting and system configuration to execute the multiple CPU high-speed transmission dedicated instruction

The multiple CPU high-speed transmission dedicated instruction can be executed in the following parameter setting and system configuration.

- CPU No. 1 is a QnUD(H)CPU or QnUDE(H)CPU.
- The multiple CPU high speed main base unit (Q3 $\square \mathrm{DB}$ ) is used.
- "Use multiple CPU high speed transmission" is selected in the Multiple CPU settings screen of PLC parameter.


## Writable/readable devices

The following table shows the devices that can be written to/read from the Universal model QCPU in another CPU with the multiple CPU high-speed transmission dedicated instruction.

| Category | Type | Device Name | Setting of Target Device | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Internal user device | Bit device | X, Y, M, L, B, F, SB | $\bigcirc$ | Requirements for the setting <br> - Digits are specified by 16 bits (4 digits). <br> - The start bit device is multiples of 16(10H). |
|  | Word device | T, ST, C, D, W, SW | - | - |
| Internal system device | Bit device | SM | $\bigcirc$ | Requirements for the setting <br> - Digits are specified by 16 bits (4 digits). <br> - The start bit device is multiples of 16(10н). |
|  | Word device | SD | - | - |
| File register | Word device | R, ZR | - | - |

- Settable

O Settable with conditions

SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the D.DDWR/DP.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.

## Specification method of a device and writable/readable device range

There are two methods for specifying a device in another CPU: device specification and string specification. They differ in writable/readable device range to another CPU.

- Device specification

The device specification is a method to directly specify a device in another CPU to be written/ read.

Program for device specification with the DP.DDWR instruction


In the device specification, data can be written/read within the device range of host CPU.
For example, when data register in host CPU is 12 k points and data register in another CPU is 16 k points, data can be written/read by 12 k points from the start of the data register in another CPU.


- String specification

The string specification is a method to specify a device in another CPU to be written/ read by character string.


In the string specification, data can be written to/read from all device ranges of another CPU.
For example, when data register in host CPU is 12 k points and data register in another CPU is 16 k points, data can be written/read by 16 k points from the start of the data register in another CPU.


NOTE The following explains precautions for string specification.

- The number of characters that can be specified is 32.
- Whether "0" is appended at the start of the device number or not, the devices are processed as the same.
For example, both "D1" and "D0001" are processed as "D1".
- Whether a device is specified by upper case character or lower-case character, they are processed as the same.
For example, both "D1" and "d1" are processed as "D1".
- If a device not existing in another CPU is specified by a character string, the instruction will be completed abnormally.


## Managing the multiple CPU high speed transmission area

The multiple CPU high speed transmission area is managed by blocks in units of 16 words.
The following table shows the number of blocks that can be used in each CPU.

| Number of CPU Modules | System Area ${ }^{\text {1) }}$ |  |
| :---: | :---: | :---: |
|  | 1k Points | 2k Points |
| 2 | 46 | 110 |
| 3 | 22 | 54 |
| 4 | 14 | 35 |

${ }^{1}$ For setting of the system area, refer to the QCPU User's Manual (Multiple CPU System).

The following shows configuration of the multiple CPU high speed transmission area when the multiple CPU system is configured with three CPU modules and the system area size is 1 k word.


## The number of blocks used for the instruction

The number of blocks used for the instruction depends on the number of write points. The following table shows the number of blocks used for the instruction.

| Number of Write/Read Points <br> Specified by the Instruction | D.DDWR/DP.DDWR Instruction | D.DDRD/DP.DDRD Instruction |
| :---: | :---: | :---: |
| $1-4$ | 1 |  |
| $5-20$ | 2 |  |
| $21-36$ | 3 |  |
| $37-52$ | 4 |  |
| $53-68$ | 5 |  |
| $69-84$ | 6 |  |
| $85-100$ | 7 |  |

## Concurrent execution of multiple CPU high-speed transmission dedicated instructions

For the Universal model QCPU, the multiple CPU high-speed transmission dedicated instructions can be concurrently executed within the range satisfying the following formula.

## Number of blocks that can be used in each CPU <br> $>=$ <br> Total number of blocks used for the instructions concurrently executed

When the number of blocks used for the multiple CPU high-speed transmission dedicated instructions exceeds the total number of blocks in the multiple CPU high speed transmission area, the instruction will not be executed in the scan (no processing) but executed at the next scan.

Note that the instruction will be completed abnormally when the number of empty blocks in the multiple CPU high speed transmission area is less than the setting values of SD796 to SD799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) at the execution of the instruction.

The following table shows execution possibility of the multiple CPU high-speed transmission dedicated instructions when the number of empty blocks in the multiple CPU high speed transmission area is less than the number of blocks used for the multiple CPU high-speed transmission dedicated instructions or the setting values of SD796 to SD799.

| Magnitude relation between SD setting value and the number of empty blocks | Magnitude relation between the number of blocks used for the instructions (N1) ${ }^{1)}$ and the number of empty relation blocks (N2) ${ }^{2)}$ |  |
| :---: | :---: | :---: |
|  | N1 <= N2 | N1 > N2 |
| Setting values from SD796-SD799 Number of empty blocks ${ }^{2)}$ | Executed | Not executed (no processing) |
| Setting values from SD796-SD799 Number of empty blocks ${ }^{2)}$ | Completed abnormally |  |

[^83]
## Interlock when using multiple CPU high-speed transmission dedicated instruction

Special relays SM796 to SM799 („No. of set blocks cannot be secured") can be used as an interlock for the multiple CPU high-speed transmission dedicated instruction.

When executing the multiple CPU high-speed transmission dedicated instructions concurrently, use SM796 to SM799 as an interlock for the instructions.

NOTE When using special relays SM796 to SM799, set the maximum number of blocks for the instruction used for each CPU to special registers SD796 to SD799. (For example, when the maximum number of blocks for the multiple CPU high-speed transmission dedicated instruction to be executed to CPU No. 3 is 5, set 5 to SD798.)

When the number of empty blocks in the multiple CPU high speed transmission area becomes equal to or less than the number of blocks set at SD796 to SD799, the corresponding special relay (SM796 to SM799) turns on.


[^84]
## Program Example

Program example when SM796 to SM799 are used as an interlock
The following shows a program that executes the D.DDWR instruction to CPU No. 2 at the rise of X0, and executes the D.DDWR instruction to CPU No. 3 at the rise of X1.


## Program Example

Program example when the multiple CPU high-speed transmission dedicated instructions are executed to CPU modules by turns

When the multiple CPU high-speed transmission dedicated instructions are executed to Universal model QCPUs by turns, release an interlock to prevent the concurrent execution. Use the cyclic transmission area device (from U3E $\square \backslash \mathrm{G} 10000$ ) as an interlock.

The following shows a program example when the multiple CPU high-speed transmission dedicated instructions are executed at CPU No.s 1 and 2 by turns.

Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No. 1:


Program Example

Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No. 2 :


## Program

 ExampleProgram example when data exceeding 100 words are written/read with the multiple CPU high-speed transmission dedicated instruction

The maximum number of write/read points that can be processed with the multiple CPU highspeed transmission dedicated instruction is 100 words. Data exceeding 100 words can be written/read by executing the multiple CPU high-speed transmission dedicated instruction at several times.
The following shows a program example using the D.DDWR/DP.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction. The similar program can be used when using the D.DDRD/DP.DDRD instruction of the multiple CPU high-speed transmission dedicated instruction.

## Program Example

Program example when one D.DDWR/DP.DDWR instruction is executed
The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No. 1 to ZR0 to ZR999 in CPU No. 2 with the D.DDWR instruction.

In the following program example, the next D.DDWR instruction is executed after the completion device of the D.DDWR instruction (M2) turns on so that only one D.DDWR instruction may be executed.

The maximum number of used blocks for multiple CPU high speed transmission dedicated instruction setting is set to CPU No. 2


Data writing is started at the rise of the write command (X0)


The DDWR instruction is executed

When the DDWR instruction is completed abnormally, the annunciator is turned on and data writing is stopped


## Program Example

Program example when the D.DDWR/DP.DDWR instructions are executed concurrently
The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No. 1 to ZR0 to ZR999 in CPU No. 2 with the D.DDWR instruction. As shown on the program example, multiple CPU device write/read instructions can be executed concurrently.
When reading/writing devices with the multiple CPU high-speed transmission dedicated instructions concurrently, the more the total number of blocks in the multiple CPU high speed transmission area (send area), the more the time taken to complete reading/writing with the multiple CPU high-speed transmission dedicated instruction can be shortened.

The maximum number of used blocks for multiple CPU high speed transmission dedicated instruction setting is set to CPU No. 2


First DDWR instruction, Second DDWR instruction
During writing


The first DDWR instruction is executed


Next data writing is requested at nomal completion of the second DDWR instruction


### 10.2 Multiple CPU high-speed transmission instructions

### 10.2.1 D.DDWR, DP.DDWR

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{O}^{1)}$ |  |

${ }^{1}$ Q03UDCPU, Q04UDHCPU, Q06UDHCPU: first 5 digits of serial number is 10012 or higher QnUDE(H)CPU

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J $\square \square$ |  | Special Function Module UПG■ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word ${ }^{5)}$ |  | Bit | Word |  |  |  |  |
| $n^{1)}$ | - | $\bullet$ | - | - | - | - | - | - | - |
| s1 ${ }^{\text {2) }}$ | - | ${ }^{3)}$ | ${ }^{4)}$ | - | - | - | - | - | - |
| s2 ${ }^{\text {2) }}$ | - | $\bullet$ | - | - | - | - | - | - | - |
| d1 ${ }^{\text {2 }}$ | - | - | - | - | - | - | - | - | - |
| d2 ${ }^{\text {2) }}$ | ${ }^{6)}$ | - | ${ }^{4)}$ | - | - | - | - | - | - |

${ }^{1}$ Index modification cannot be made to setting data $n$.
${ }^{2}$ Index modification cannot be made to setting data from s 1 to d2.
${ }^{3}$ Local devices cannot be used.
${ }^{4}$ File registers cannot be used per program.
${ }^{5}$ FD @ $\square$ (indirect specification) cannot be used.
${ }^{6} \mathrm{FX}$ and FY cannot be used.

GX IEC Developer

| MELSEC Instruction | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

## GX Works2



## Variables

| Set data | Meaning |  |  | Setting Range | Set By | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | The result of dividing the start I/O number of another CPU by 16 <br> CPU No. 1: ЗЕОн, <br> CPU No. 2: 3E1н, <br> CPU No. 3: ЗЕ2н, <br> CPU No. 4: 3Е3H |  |  | - | - | BIN 16-bit |
| s1 | Start device of the host CPU that stores control data |  |  |  |  |  |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (s1)+0 | Completion status | An execution result upon completion of the instruction is stored. <br> - 0000н: <br> No errors (normal completion) <br> - Other than 0000H: <br> Error code (error completion) | - | System | Device name |
|  | (s1)+1 | Number of write points | Set the number of write points in units of words. | 1-100 | User |  |
| s2 | Start device of the host CPU that stores data to be written |  |  |  |  | Device name |
| d1 | Start device of another CPU that stores write data |  |  |  |  | Device ${ }^{1)}$ <br> Character string ${ }^{2,3}$ |
| d2 | Completion device |  |  |  |  | Bit |

${ }^{1}$ By specifying a file register ( $\mathrm{R}, \mathrm{ZR}$ ), data can be written to devices in another CPU, outside the range of host CPU.
${ }^{2}$ By specifying the start device by " ", devices can be written to devices in another CPU, outside the range of host CPU.
${ }^{3}$ Indexed devices cannot be specified (e.g. DOZO).

## Functions Writing devices to another CPU

## D.DDWR/DP.DDWR Write instruction

In a multiple CPU system, data stored in a device specified by host CPU (s2) or later is stored by the number of write points specified by ((s1)+1) into a device specified by another CPU (n) (d1) or later.


Whether to complete the D.DDWR/DP.DDWR instruction normally can be checked by the completion device ((d2)+0) and completion status display device ((d2)+1).

- Completion device ((d2)+0)

Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing.

- Completion status display device ((d2)+1)

This device turns on/off depending on the status upon completion of the instruction.
Normal completion: Off
Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing
(At error completion, an error code is stored at control data ((s1)+0): Completion status).
The number of blocks used for the instruction depends on the number of write points (refer to section 10.1). The following table shows the number of blocks used for the instruction:

| Number of write points <br> specified by the <br> instruction | Number of blocks used by <br> the D.DDWR/DP.DDWR <br> instruction |
| :---: | :---: |
| $1-4$ | 1 |
| $5-20$ | 2 |
| $21-36$ | 3 |
| $37-52$ | 4 |
| $53-68$ | 5 |
| $69-84$ | 6 |
| $85-100$ | 7 |

The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.

Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799)as an interlock prevent error completion (refer to section 10.1).

NOTES Digit specification of bit device is possible for $n$, $s 2$, and $d 1$. Note that when the digit specification of bit device is made to $s 2$ or d1, the following conditions must be met.

- Digits are specified by 16 bits (4 digits).
- The start bit device is multiples of $16(10 \mathrm{H})$.

Execute this instruction after checking that the write target CPU is powered on. Not doing so may end up no processing.

If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.
SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the D.DDWR/DP.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Specified another CPU is wrong or the multiple CPU high-speed transmission dedicated instruction cannot be used in the setting.
(Error code 4350)
- A reserved CPU has been specified.
- Unmounted CPU has been specified.
- The value in n (the start I/O number of the other CPU divided by 16) is out of the range of 3 EOH to 3 E 3 H .
- The instruction was executed without setting "Use multiple CPU high speed transmission".
- The instruction was executed with the Q02UCPU.
- Host CPU has been specified.
- The CPU where the instruction cannot be executed has been specified.
- The instruction cannot be executed with the CPU.
(Error code 4351)
The other CPU does not support this instruction.
- The number of devices is wrong. (Error code 4352)
- A device that cannot be used for the instruction has been specified. (Error code 4353)
- A device has been specified by the character string that cannot be used. (Error code 4354)
- The number of write points $((\mathrm{s} 1)+1))$ is other than 1 to 100 . (Error code 4355)

In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device ((s1)+0)).

- The request of the instruction to the target CPU is more than the acceptable value (no empty blocks exist in the multiple CPU high speed transmission area). (Error code 0010h)
- A device for another CPU specified at s2 cannot be used at another CPU, or is out of device range.
(Error code 1001H)
- The number of write points set with the D.DDWR/DP.DDWR instruction is 0 . (Error code 1080h)
- The response of the instruction from another CPU cannot be returned (no empty blocks exist in the multiple CPU high speed transmission area). (Error code 1003H)


## Program <br> Example

## DP.DDWR

This program stores data by 10 words starting from D0 in host CPU into W10 or later in CPU No. 2 when X0 turns on.


### 10.2.2 D.DDRD, DP.DDRD

## CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{O}^{1)}$ |  |

${ }^{1}$ Q03UDCPU, Q04UDHCPU, Q06UDHCPU: first 5 digits of serial number is 10012 or higher QnUDE(H)CPU

Devices

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct J |  | Special <br> Function Module <br> U $\square \mathbf{G} \square$ |  | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word ${ }^{5}$ |  | Bit | Word |  |  |  |  |
| n ${ }^{1)}$ | - | - | - | - | - | - | - | - | - |
| s1 ${ }^{2)}$ | - | ${ }^{3)}$ | ${ }^{4)}$ | - | - | - | - | - | - |
| s2 ${ }^{2)}$ | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d1 ${ }^{2}$ | - | - | - | - | - | - | - | - | - |
| d2 ${ }^{2)}$ | ${ }^{6}$ | - | ${ }^{4)}$ | - | - | - | - | - | - |

${ }^{1}$ Index modification cannot be made to setting data $n$.
${ }^{2}$ Index modification cannot be made to setting data from s1 to d2.
${ }^{3}$ Local devices cannot be used.
${ }^{4}$ File registers cannot be used per program.
${ }^{5}$ FD @ $\square$ (indirect specification) cannot be used.
${ }^{6} \mathrm{FX}$ and FY cannot be used.
GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set data | Meaning |  |  | Setting <br> Range | Set By | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | The result of dividing the start I/O number of another CPU by 16 CPU No. 1: 3EOH, <br> CPU No. 2: 3E1H, <br> CPU No. 3: 3E2H, <br> CPU No. 4: 3E3H |  |  | - | - | BIN 16-bit |
| s1 | Start device of the host CPU that stores control data |  |  |  |  |  |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (s1)+0 | Completion status | An execution result upon completion of the instruction is stored. <br> - 0000н: <br> No errors (normal completion) <br> - Other than 0000H: <br> Error code (error completion) | - | System | Device name |
|  | (s1)+1 | Number of read points | Set the number of read points in units of words. | 1-100 | User |  |
| s2 | Start device of the another CPU that stores data to be read |  |  |  |  | Device name |
| d1 | Start device of host CPU that stores read data |  |  |  |  | Device ${ }^{1)}$ <br> Character string ${ }^{2,3}$ |
| d2 | Completion device |  |  |  |  | Bit |

${ }^{1}$ By specifying a file register ( $R, Z R$ ), data can be read to devices in another CPU, outside the range of host CPU.
${ }^{2}$ By specifying the start device by " ", devices can be read to devices in another CPU, outside the range of host CPU.
${ }^{3}$ Indexed devices cannot be specified (e.g. DOZO).

## Functions Reading devices from another CPU

## D.DDRD/DP.DDRDR Read instruction

In multiple CPU system, data stored in a device specified by another CPU (n) (s2) or later is stored by the number of read points specified by ((s1)+1) into a device specified by host CPU (d1) or later.


Whether to complete the D.DDRD/DP.DDRD instruction normally can be checked by the completion device ((d2)+0) and completion status display device ((d2)+1).

- END processing in scan data that CPU completed the instruction turns on the device ((d2)+0) and the next END processing turns off the device.
- This device $((\mathrm{d} 2)+1)$ turns on/off depending on the status upon completion of the instruction.

Normal completion: Off
Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing. (At error completion, an error code is stored at control data ((s1)+0): Completion status).

The number of blocks used for the instruction is independent of the number of read points (refer to section 10.1). The following table shows the number of blocks used for the instruction:

| Number of read points <br> specified by the <br> instruction | Number of blocks used by <br> the D.DDRD/DP.DDRD <br> instruction |
| :---: | :---: |
| $1-100$ | 1 |

The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.

Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799) as an interlock prevent error completion (refer to section 10.1).

NOTES Digit specification of bit device is possible for $n, s 2$, and d1. Note that when the digit specification of bit device is made to s2 or d1, the following conditions must be met.

- Digits are specified by 16 bits (4 digits).
- The start bit device is multiples of $16(10 \mathrm{H})$.

Execute this instruction after checking that the read target CPU is powered on. Not doing so may end up no processing.

If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Specified another CPU is wrong or the multiple CPU high-speed transmission dedicated instruction cannot be used in the setting.
(Error code 4350)
- A reserved CPU has been specified.
- Unmounted CPU has been specified.
- The value in n (the start I/O number of the other CPU divided by 16) is out of the range of 3 EOH to 3 E 3 H .
- The instruction was executed without setting "Use multiple CPU high speed transmission".
- The instruction was executed with the Q02UCPU.
- Host CPU has been specified.
- A CPU where the instruction cannot be executed has been specified.
- The instruction cannot be executed with the CPU.
(Error code 4351)
The other CPU does not support this instruction.
- The number of devices is wrong. (Error code 4352)
- A device that cannot be used for the instruction has been specified. (Error code 4353)
- A device has been specified by the character string that cannot be used. (Error code 4354)
- The number of read points $((\mathrm{s} 1)+1))$ is other than 1 to 100 . (Error code 4355)

In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device ((s1)+0).

- The request of the instruction to the target CPU is more than the acceptable value (no empty blocks exist in the multiple CPU high speed transmission area).
(Error code 0010h)
- A device for another CPU specified at s2 cannot be used at another CPU, or is out of device range.
(Error code 1001H)
- The number of read points set with the D.DDRD/DP.DDRD instruction is 0 . (Error code 1081H)
- The response of the instruction from another CPU cannot be returned (no empty blocks exist in the multiple CPU high speed transmission area).
(Error code 1003H)

Program
Example

DP.DDRD
This program stores data by 10 words starting from D0 in host CPU No. 2 into W10 or later in host CPU when X0 turns on.

Ladder diagram


MELSEC Instruction List

| LD | XO |
| :--- | :--- |
| MOVP | K10 |
| DD. DDRD | $H 3 E$ |
| LD | M10 |
| MPS |  |
| ANI | M10 |
| SET | M10 |
| MPP |  |
| AND | M10 |
| SET | M10 |

## 11 Instructions for MELSEC System Q

### 11.1 Instruction for a redundant system

Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.

| Function | MELSEC-Instruction <br> in <br> MELSEC-Editor | MELSEC-Instruction <br> in <br> IEC-Editor |
| :--- | :---: | :---: |
| System switching | SP.CONTSW | CONTSW_SP_M |

NOTE For more information of a redundant system refer to the User's manuals of the redundant CPU modules Q12PRHCPU and Q25PRHCPU.

### 11.1.1 SP.CONTSW

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\bullet$ |  |  |

Devices

|  | Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square \mathbf{G} \square$ | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \text { K, H } \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d | - | ${ }^{1}$ | - ${ }^{1)}$ | - | - | - | - | - | - |

${ }^{1}$ The bit specification for the word device is available.
GXIEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :--- | :--- | :--- |
|  |  |  |

GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Value other than 0 and used to identify the processing that issued the system <br> switching request | BIN 16-bit |
| d | Error completion device number | Bit |

## Functions System switching instruction

## SP.CONTSW System switching instruction

Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.

When using the SP.CONTSW instruction for system switching, the "manual switching enable flag (SM1592)" must have been turned ON (enabled) in advance.
$s$ is provided to identify the processing block of the program where system switching occurred when multiple SP.CONTSW instructions are used. At s, specify a value within the ranges 32768 to -1 and 1 to 32767 ( 1 H to FFFFH).

The s value specified for the SP.CONTSW instruction is stored into the "system switching instruction argument (SD6)" of the error common information when the system switching is normally completed. The s value specified for the SP.CONTSW instruction can be confirmed in the error common information of the PLC diagnostics dialog box on the programming tool. When multiple SP.CONTSW instructions are executed during the same scan, the argument of the SP.CONTSW instruction executed first is stored into the system switching instruction argument (SD6).

When system switching is normally completed, the value specified for the SP.CONTSW instruction is stored into the "system switching instruction argument (SD1602)" of the new control system CPU module. The new control system CPU module means the CPU module that was switched from the standby system to the control system by the SP.CONTSW instruction. By reading the SD1602 value from the new control system CPU module, which the SP.CONTSW instruction was used for system switching can be confirmed.

The error completion device is turned ON by the control system CPU module when system switching by the SP.CONTSW instruction was unsuccessful.

- When OPERATION ERROR is detected due to any of the following reasons at the execution of the SP.CONTSW instruction, the error completion device is turned ON during the instruction execution.
- 0 is specified at $s$ of the executed SP.CONTSW instruction.
- The "manual switching enable flag (SM1592)" is OFF.
- The SP.CONTSW instruction was executed by the standby system in the separate mode.
- The SP.CONTSW instruction was executed in the debug mode.
- If systems could not be switched due to any of the reasons given in the following table, the error completion device turns ON when system switching is executed in the END processing. When the error completion device was turned ON due to unsuccessful system switching, 16 is stored into the "Reason(s) for system switching (SD1588)" and the reason No. of the following table is stored into the "Reason(s) for system switching failure (SD1589)".

| Reason No. | Reasons for System Switching Failure |
| :---: | :--- |
| 0 | Normally completed |
| 1 | Tracking cable is disconnected or faulty. |
| 2 | Hardware fault, power-off, reset or watchdog timer error occurred in the standby <br> system. |
| 3 | Watchdog timer error occurred in the control system. |
| 4 | Preparations being made for tracking transfer. |
| 5 | Communication time-out. |
| 6 | Stop error occurred in the standby system. (Excluding watchdog timer error) |
| 7 | Operating status different between the control system and standby system. |
| 8 | Memory copy being executed from the control system to the standby system. |
| 9 | Write during RUN being executed. |
| 10 | Network fault detected by the standby system. |
| 2 |  |

Use a user program or a programming tool to turn OFF the error completion bit that has turned ON.

If normal system switching is performed by the execution of the SP.CONTSW instruction with the error completion device ON, the error completion device of the new standby system CPU module is also turned OFF. When system switching is performed due to a factor other than the SP.CONTSW instruction, however, the error completion device is not turned OFF.

## Operation Errors

In the following cases an operation error occurs, the error flag (SMO) is turned ON and an error code is stored into SD0:

- The value specified at s is 0 at execution of the SP.CONTSW instruction.
(Error code: 4100)
- The manual switching enable flag (SM1592) is OFF (disable) at execution of the SP.CONTSW instruction.
(Error code: 4120)
- The SP.CONTSW instruction was executed by the standby system CPU module in the separate mode.
(Error code: 4121)
- The SP.CONTSW instruction was executed in the debug mode.
(Error code: 4121)
If system switching was unsuccessful, the error flag (SMO) is turned ON and the error code 6220 is stored into SD0.
- The tracking cable is disconnected or faulty.
- Hardware fault, power-off, reset or watchdog timer error occurred in the standby system.
- Watchdog timer error occurred in the control system.
- Preparations are being made for tracking transfer.
- Communication time-out occurred.
- Stop error, excluding watchdog timer error, occurred in the standby system.
- The operating status differs between the control system and standby system.
- Memory copy is being executed from the control system to the standby system.
- Write during RUN is being executed.
- Network fault was detected by the standby system.


## Program Example

## SP.CONTSW

The following program executes system switching on the leading edge of the system switching command (M100).
If the system switching command (M100) remains ON, the SP.CONTSW instruction is also executed by the new control system CPU module after system switching. Therefore, M101 is added to the execution conditions as a consecutive switching prevention flag.


## 12 Instructions for Special Function Modules

| Instructions | Function |
| :--- | :--- |
| Instructions for serial communication modules | Reading of received data in an interrupt program; <br> Reading, registration or deletion of user frames; <br> Transmission of data using user frames |
| Instructions for PROFIBUS/DP interface modules | Reading or writing of data from and to the buffer memory of a <br> PROFIBUS/DP interface module |
| Instructions for ETHERNET interface modules | Writing and reading of data to and from fixed buffer; <br> Opening and closing of connections, Clearing of error codes; <br> Re-initialization of the ETHERNET interface module |
| Instructions for MELSECNET/H | Setting of stations for duplex network |
| Instructions for CC-Link | Parameter setting, <br> Setting of automatic refresh parameters <br> Reading of data from the buffer memory of an station connected <br> to CC-Link or from the PLC CPU of this station; <br> Writing of data to the buffer memory of an station connected to <br> CC-Link or to the PLC CPU of this station; <br> Reading and writing from and to the automatic updated buffer <br> memory |

### 12.1 Instructions for serial communication modules

| Function | MELSEC Instruction <br> in MELSEC Editor | MELSEC Instruction <br> in IEC Editor |
| :--- | :---: | :---: |
|  | Z.BUFRCVS | BUFRCVS_M |
| Reading of user registered frames | G.GETE | GETE_M |
|  | GP.GETE | GETEP_M |
|  | G.PUTE | PUTE_M |
| Transmission of user frames | GP.PUTE | PUTEP_M |
|  | G.PRR | PRR_M |
|  | GP.PRR | PRRP_M |

### 12.1.1 BUFRCVS

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J |  | Special Function Module | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | ConstantsK, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| d1 | - | - | - | - | - | - | - | - | - |

GX IEC Developer

GX Works2



Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the serial communication module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as „U10") |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Reception channel number <br> 1: Channel 1 (CH1) <br> 2: Channel 2 (CH2) |  |  | 1 or 2 |  |  |
| d1 | Head number of the devices that stores received data |  |  |  |  | Address |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Data length | Length of the received data The unit (bytes or words) is set in the parameters. | - | System |  |
|  | $\begin{aligned} & \text { (d1)+1 } \\ & \text { to } \\ & \text { (d1) }+n \end{aligned}$ | Received data | In this area the data read from the receive area of the buffer memory is stored sequencely in ascending order. |  |  |  |

## Functions Reading of received data from the QJ71C24

## BUFRCVS Data read

The BUFRCVS instruction reads data sent from an external device to the communication module QJ71C24 from the buffer memory of the QJ71C24 and stores the data in the CPU module.

The BUFRCVS instruction can identify the address of the reception area in the buffer memory and read relative receive data to the area designated with d1.

When the data transfer is completed, the reception data read request ( $X 3 / X A$ ) or the reception abnormal detection signal ( $\mathrm{X} 4 / \mathrm{XB}$ ) is turned off automatically. It is not necessary to turn on the reception data completion signal ( $\mathrm{Y} 1 / \mathrm{Y} 8$ ) when received data is read by the BUFRCVS instruction.

The BUFRCVS instruction is used by an interrupt program and its processing is completed in one scan. The following figure shows the timing when the BUFRCVS instruction is being executed:


NOTES When received data is read with a BUFRCVS instruction in an interrupt program, the data of the same interface can not be read again in the main program. Thus the BUFRCVS instruction cannot used together with the following instructions:

- the INPUT instruction
- the BIDIN instruction
- the FROM instruction in combination with input/output signals of the communication module The BUFRCVS and the CSET instruction cannot be executed at the same time.

The area specified with d1 in the PLC CPU must be large enough to store all data sent from the external device. If this area is to small, the data that can not be stored, is lost.

Operation When the BUFRCVS instruction is completed abnormally, the error flag SM0 is set, and an error Errors code is stored in SDO. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is 7000 H or higher, please refer to the user's manual of the serial communication module QJ71C24.

If an error occurs during data reception (indicated by the input signals X 4 and XB ), the error code is written to the buffer memory addresses 258 H and 268 H of the communication module and can be used for diagnostics.

## Program Example

## BUFRCVS

The following program reads the data received via channel 1 of a QJ71C24 with the head address X/Y0 and stores the data from D200 onward. Only channel 1 issues an interrupt. When data is received, the interrupt program 50 ( 150 ) is processed. The internal relays M100 and M101 are used as interface with the main program. If data was received correctly, M100 is set. When an error occurs during reception of the data, M101 is set. Both relays are reset in the main program.


### 12.1.2 GETE, GETEP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q


EX IFC
Developer


GX Works 2
1
$\vdash$ G. FETE
Un $s 2$
d
J.

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the serial communication module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Head number of the devices that store control data |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | Dummy | Used by the system | 0 | - |  |
|  | (s1)+1 | Read result | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: An error has occured and the stored value is an error code. |  | System |  |
|  | (s1)+2 | Frame number | Number of the user frame | $\begin{gathered} 1000 \text { to } \\ 1199 \end{gathered}$ | User |  |
|  | (s1)+3 | Number of bytes to read | Max. number of bytes of the user frame that can be stored in the area specified by s2 | 1 to 80 |  |  |
|  |  | Number of read bytes | Number of bytes of the user frame that has been read | 1 to 80 | System |  |
| s2 | Head number of the devices that store the read data |  |  |  | User System | Address |
| d | Bit device which is set for one scan after completion of the GETE instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d) +0 | Instruction completed | Indicates the completion of the GETE instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d) +1 | Instruction completed with error | Indicates the abnormal completion of the GETE instruction. <br> ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Reading of user registered frames

 GETE Data readThe GETE instruction reads data from a user frame in a serial communication module and stores the data in the PLC CPU. The head address of the communication module is specified with Un.


During GETE instruction execution, another GETE or PUTE instruction cannot be executed. If an attempt is made to execute a GETE or PUTE instruction during execution of a GETE instruction, the system waits until the execution of the instruction already being processed is completed.

Whether the execution of the GETE instruction has been finished can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON at the END processing of the scan in which the GETE instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the GETE instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the GETE instruction, (d)+1 turns ON at the END processing of the scan in which the GETE instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the GETE instruction is being executed:


## Operation Errors

When an error occurs during execution of the GETE instruction, the bit device (d)+1 is set and an error code is written to $(\mathrm{s} 1)+1$. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, refer to chapter 13 of this manual for error diagnostics.
- When the error code is 7000 H or higher, you will find more information in the user's manual of the serial communication module.


## Program

Example

## GETE

The following program reads data of the user frame with the number 3E8H from a QJ71C24 and stores the data in the QCPU from data register D4 onward. The communication module occupies the input/output signals from $\mathrm{X} / \mathrm{Y} 80$ to $\mathrm{X} / \mathrm{Y} 9 \mathrm{~F}$.

- IEC editors

| Ladder Diagram (GX IEC Developer) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Change read request to a pulse |  |  |  |  |
| Reset of dummy (s1)+0 <br> The number of the user frame is stored in ( s 1 ) +1 . <br> The maximum number of bytes is 80 . <br> The area where the read data will be stored is cleared. <br> Reading of the user frame |  |  |  |  |
| At this position, write the instructions that should be executed when the GETE instruction has been completed normally. <br> At this position, write the instructions that should be executed when the GETE instruction has been completed abnormally. |  |  |  |  |
| IEC Instruction List |  |  |  |  |
| LD $\times 51$ <br> PLS_M M60 |  |  |  |  |
| LD M60   The devices and instructions used are explained in the <br> above ladder diagram.  <br> MOVM 0, DO    <br> MOVM $16 \# 3 E 8$, D2    <br> MOVM M 80, D3    <br> FMOV-M 0, 40, D4   |  |  |  |  |
| LD MOANDN $\quad$ M1An instruction at his position will be executed when the GETE instruction has been completed normally.LD MOAND M1An instruction at this position will be executed when the GETE instruction has been completed with an error. |  |  |  |  |

NOTE
For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.1.3 PUTE, PUTEP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{aligned} & \text { File- } \\ & \text { Register } \end{aligned}$ | MELSECNET/H Direct J $\square$ |  | Special <br> Function Module <br> Uー\G■ | $\begin{array}{\|c} \mid \text { Index Register } \\ \text { Zn } \end{array}$ | $\begin{aligned} & \text { Constants } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d | - | $\bullet$ | - | - | - | - | - | - | - |

GX IEC
Developer


GX Works2

 $\qquad$
,

Variables

| Set Data | Meaning | Range | Contents is <br> stored by |
| :--- | :--- | :---: | :---: |
| Un | Head I/O address of the serial communication module <br> (The upper two digits of an address expressed as a 3-digit <br> number, e. g. the head address X/Y100 is set as „U10") | 0 to FEH | User |
| BIN 16-bit |  |  |  |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s1 | Head number of the devices that store control data |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | Selection: <br> Register or delete user frame | Designate whether to register or to delete the user frame specified by (s1)+2: <br> - 1: Register <br> - 3: Delete | 1 or 3 | User |  |
|  | (s1) +1 | Register/delete result | Indicates whether an error has occured during execution of the instruction: <br> 0000н: No error <br> Any value other than 0000H: An error has occured and the stored value is an error code. | - | System |  |
|  | (s1)+2 | Frame No. | Number of the user frame to register or to delete | $\begin{gathered} 1000 \text { to } \\ 1199 \end{gathered}$ |  |  |
|  | (s1)+3 | Number of bytes to register | Number of bytes of the user frame to be registered. Please set also a value between 1 and 80 as dummy when deleting a user frame $[(s 1)+0=3]$. | 1 to 80 | User |  |
| s2 | Head number of the devices that store the data to be registered. |  |  |  | User | Address |
| d | Bit device which is set for one scan after completion of the PUTE instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Operand | Meaning | Description | Range | Contents is stored by |  |
|  | (d)+0 | Instruction completed | Indicates the completion of the PUTE instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d) +1 | Instruction completed with error | Indicates the abnormal completion of the PUTE instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Registration or deletion of user frames PUTE Register or delete user frames

The PUTE instruction is used to register or delete user frames in a serial communication module. The head address of the serial communication module is specified with Un.

## Registering a user frame

When registering a user frame, write "1" to the device designated with (s1)+0. Data from the devices starting with the device designated by $s 2$ will be registered in accordance with the control data.

Since each device can store two bytes of data, the number of necessary devices equals half the number of data bytes.
If for instance six bytes are to be registered in a user frame, two additional devices must be reserved after s2:


## Deletion of a user frame

To delete the user frame, whose number is written in ( s 1 ) +2 , write „ $3^{\prime \prime}$ to the device designated with ( s 1 ) +0 .

Although the number of bytes $[(s 1)+3]$ and the area specified with $s 2$ are not used during deletion, these settings are required for the PUTE instruction format. Write any value between 1 and 80 to the device designated by ( s 1 )+3 and choose a dummy for s 2 .

## Operation conditions

During execution of a PUTE instruction, it is not possible to execute another PUTE or GETE instruction. If an attempt is made to execute one of these instructions when a PUTE instruction is already being executed, the system waits until the execution of the instruction already being processed is completed.

Whether the execution of the PUTE instruction has been finished or not can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON with the END processing of the scan in which the PUTE instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the PUTE instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the PUTE instruction, (d)+1 turns ON at the END processing of the scan in which the PUTE instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing for the PUTE instruction:


## Operation Error

When an error occurs during execution of the PUTE instruction, the bit device (d)+1 is set and an error code is written to ( s 1 )+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is 7000 H or higher, please refer to the user's manual of the serial communication module.

Program
Example

## PUTE

The following program registers data to the user frame with the number 3E8H. A QJ71C24 is used as communication module. It occupies the input/output signals from X/Y80 to X/Y9F.
note
When using the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- IEC editors


IEC Instruction List


- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous pages.


| MELSEC Instruction List |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { PLS } \end{aligned}$ | $\begin{aligned} & \times 50 \\ & \text { M50 } \end{aligned}$ |  |  |
| MELSEC | LD MOV MOV MOV MOV MOV MOV MOV MOV TO G.PUTE | M50  <br> K1 D0 <br> H3E8 D2 <br> K10 D3 <br> H3946 D4 <br> H3030 D5 <br> H3030 D6 <br> H4646 D7 <br> H3030 D8 <br> H8 H2000 <br> U8 DO | $\begin{aligned} & \text { K1 } \\ & \text { D4 } \end{aligned}$ | $\begin{aligned} & \text { K1 } \\ & \text { M0 } \end{aligned}$ |
| MELSEC | LD MOMPS M1 M M $\quad$ M1ANIAn instruction at this position will be executed when the PUTE instruction has been completed normally.MPPANDAt this position, write the instructions that should be executed when the PUTE instruction has been completedwith an error. |  |  |  |

### 12.1.4 PRR, PRRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q


EX IFC
Developer


GX Works 2
 [G. PR R

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the serial communication module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as "U10") |  |  | 0 to FEh | User | BIN 16-bit |
| s | Head number of the devices that store control data. |  |  |  |  | Address |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s) +0 | Transmission channel | Designation of the channel used to transmit data <br> 1: Channel 1 (CH1) <br> 2: Channel 2 (CH2) | 1 or 2 | User |  |
|  | (s) +1 | Transmission result | Indicates whether an error has occured during execution of the instruction: <br> 0000н: No error <br> Any value other than 0000н: An error has occured and the stored value is an error code. | - | System |  |
|  | (s)+2 | Addition of CR/LF | Designate whether or not to add CR/LF to the transmission data 0: Do not add CR/LF <br> 1: Add CR/LF | 0 or 1 | User |  |
|  | (s)+3 | Transmission pointer | Pointer to the first address of the device area which stores the data to be transmitted. | 1 to 100 |  |  |
|  | (s) +4 | Number of user frames | Designation of the number of user frames to be transmitted. | 1 to 100 |  |  |
| d | Bit device which is set for one scan after completion of the PRR instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d) +0 | Instruction completed | Indicates the completion of the PRR instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d) +1 | Instruction completed with error | Indicates the abnormal completion of the PRR instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Transmission of user frames <br> PRR Transmit user frames

The PRR instruction transmits data using user frames to the communication module designated by Un. Information about the processing of the instruction are stored from the device designated by s. The contents of the user frames has to be set in the communication module before the PRR instruction is executed.

While a PRR instruction is being executed the following instructions cannot be executed for the same channel of the commnication module:
OUTPUT instruction, ONDEMAND instruction, BIDOUT instruction and other PRR instructions.

If an attempt is made to execute any of the above instructions while an PRR instruction is being executed, the system waits until the PRR instruction already being executed is completed.

Whether the execution of the PRR instruction has been finished can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON with the END processing of the scan in which the PRR instruction has been completed and turns OFF at the next END processing.
- The bit device ( d ) +1 indicates an error during execution of the PRR instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during the execution of the PRR instruction, (d)+1 turns ON at the END processing of the scan in which the PRR instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing for the PRR instruction:


[^85]Program
Example
PRR
The program for this example transmits data and the first five user frames. The communication module QJ71C24 is used. It occupies the input/output signals from $\mathrm{X} / \mathrm{Y} 80$ to $\mathrm{X} / \mathrm{Y} 9 \mathrm{~F}$. The following data registers are used in the program:

| Data register | Contents | Meaning |  |
| :---: | :---: | :---: | :---: |
| D0 | 0004H | Number of bytes to send |  |
| D1 | 3412н | Data to be send |  |
| D2 | AB56H |  |  |
| D5 | 03F2H | Numbers of the user frames |  |
| D6 | 03F3H |  |  |
| D7 | 8001H |  |  |
| D8 | 8000 H |  |  |
| D9 | 041Bн |  |  |
| D10 | 0000 H |  |  |
| D11 | 0001H | (s)+0 | Interface: CH1 |
| D12 | $\begin{aligned} & 0000 \mathrm{H} \text { or } \\ & \text { error code } \end{aligned}$ | (s)+1 | Transmission result |
| D13 | 0000h | (s)+2 | CR/LF is not added |
| D14 | 0001H | (s)+3 | Transmission pointer |
| D15 | 0005H | (s)+4 | Number of data fram |

NOTE
When using the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- IEC editors

Ladder Diagram of the GX IEC Developer (part 1)


Ladder Diagram of the GX IEC Developer (continued)


IEC Instruction List


- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer.


| MELSEC Instruction List |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { PLS } \end{aligned}$ | $\begin{aligned} & \times 50 \\ & \text { M50 } \end{aligned}$ |  |  |
| MELSEC | LD <br> AND <br> ANI <br> MOV <br> MOV <br> MOV <br> TO <br> MOV <br> MOV <br> MOV <br> MOV <br> MOV <br> MOV <br> TO | M50 <br> $\times 9 \mathrm{E}$ <br> $\times 9 \mathrm{~F}$ <br> K4 <br> H1234 <br> H56AB <br> H8 <br> H3F2 <br> H3F3 <br> H8001 <br> H8000 <br> H41B <br> HO <br> H8 | DO <br> D1 <br> D2 <br> H400 DO <br> D5 <br> D6 <br> D7 <br> D8 <br> D9 <br> D10 <br> HOBA D5 | K3 <br> K 6 |
| MELSEC | LD <br> MOV <br> MOV <br> MOV <br> MOV <br> MOV <br> G.PRR | $\begin{aligned} & \text { M50 } \\ & \text { K1 } \\ & \text { KD } \\ & \text { HO } \\ & \text { H1 } \\ & \text { H5 } \\ & \text { U8 } \end{aligned}$ | $\begin{array}{lr} \text { D11 } & \\ \text { D12 } & \\ \text { D13 } & \\ \text { D14 } & \\ \text { D15 } & \\ \text { D11 } & \text { M0 } \end{array}$ |  |
| MELSEC | LD <br> MPS <br> ANI <br> An instru <br> MPP <br> AND <br> At this pos with an | MO <br> M1 <br> this pos <br> M1 <br> write the | will be execut <br> uctions that sh | hen <br> be ex |

### 12.2 Instructions for PROFIBUS/DP interface modules

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :--- | :---: | :---: |
|  | G.BBLKRD | BBLKRD_M |
| Writing of data to the buffer memory <br> of a PROFIBUS/DP interface module | GP.BBLKRD | BBLKRDP_M |
|  | G.BBLKWR | BBLKWR_M |

### 12.2.1 BBLKRD, BBLKRDP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J $\square$ |  | Special Function Module U■G■ | $\begin{array}{\|c} \text { Index Register } \\ \mathrm{Zn} \end{array}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, } \mathrm{H} \text { (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |
| n2 | - | - | - | - | - | - | - | $\bullet$ | - |

GX IEC
Developer


GX Works2
 -G.BBLKRD

$$
\text { Un } \begin{array}{llll}
\text { n1 } & \text { d } & \text { n2 } & \jmath
\end{array}
$$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Un | Head I/O number of the PROFIBUS interface module on the base unit |  |
| n1 | Head address of the buffer memory of the PROFIBUS interface module from <br> where the reading of the data is started. | BIN 16-bit |
| d | Head address of the device area in the PLC CPU where the read data is stored | Device name |
| n2 | Number of data to read | BIN 16-bit |

## Functions Reading of data from the buffer memory of a PROFIBUS interface module BBLKRD / BBLKRDP Reading of data

The BBLKRD instruction is used to read data from the buffer memory of the PROFIBUS interface modules QJ71PB92D and QJ71PB93D. While reading, data separation is prevented.

The QJ71PB93 must be prepared for the BBLKRD instruction by setting of the output signal YOA. When the PROFIBUS module in turn sets the input signal XOA, the BBLKRD instruction can be executed. The output signal YOA must be reset when the reading of the buffer memory is completed.

Allowable ranges and designation of the devices:

- Un (Head I/O address of the PROFIBUS interface module): 0 to FFH
(Only the upper two digits of the 3-digit-address are used. E. g. the head address X/Y100 is set as 10 H .)
- n1 (Head address in the buffer memory): The specified address must be exist.
- d (Head address of the target area): The designated device must be exist.
- n2 (Number of data to read)

For a QJ71PB92D: 1 to 960 words ( 1 to 3C0H)
For a QJ71PB93D: 1 to 122 words (1 to 7АН)

NOTES Only a single BBLKRD instruction can be executed in one scan.
The BBLKRD and the BBLKWR instruction (section 12.2.2) are working independently.
The transmision delay time increases when the BBLKRD instruction is used.
The BBLKRD instruction is not executed when the output module has not been set in the data module setting in the master station parameter.

Operation In the following cases an operation error occurs, the error flag SM0 is set, and an error code is Error stored in SD0:

- When a value that exceeds the specificable range is set for the set data. (Error code: 4101)
- By the addition of the head address of the buffer memory designated by n 1 and the number of data to be read designated by n 2 the size of the buffer memory is exceeded.
(Error code: 4101)
- The number of data to be read (designated by n2) is larger than the available device area starting with the head address designated by d. (Error code: 4101)


## Program <br> Example

BBLKRDP
When the relay M10 is set, 122 words of data are read from the buffer memory of the PROFIBUS interface module with the head I/O address X/YO. The reading is started at the buffer memory address 0 while the storage of the data is started from register D0 onward.


### 12.2.2 BBLKWR, BBLKWRP

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J■N |  | Special FunctionModule UПGロ | $\underset{\text { Zn }}{\text { Index Register }}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| s | - | - | - | - | - | - | - | - | - |
| n2 | - | - | - | - | - | - | - | $\bullet$ | - |

GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Un | Head I/O number of the PROFIBUS interface module on the base unit |  |
| n1 | Head address of the buffer memory of the PROFIBUS interface module from <br> where the writing of the data is started. | BIN-bit |
| s | Head address of the device area in the PLC CPU where the data is stored that is <br> to be send to the PROFIBUS interface module. | Device name |
| n2 | Number of data to be send to the PROFIBUS interface module | BIN 16-bit |

## Functions Writing of data to the buffer memory of a PROFIBUS interface module BBLKWR / BBLKWRP Writing of data

The BBLKWR instruction writes data to the buffer memory of the PROFIBUS interface modules QJ71PB92D and QJ71PB93D. Data separation is prevented during the write operation.
The QJ71PB93 must be prepared for the BBLKWR instruction by setting of the output signal YOB. When the PROFIBUS module in turn sets the input signal XOB, the BBLKWR instruction can be executed. After completion of the writing to the buffer memory the output signal YOB must be reset.

Allowable ranges and designation of the devices:

- Un (Head I/O address of the PROFIBUS interface module): 0 to FFH
(Only the upper two digits of the 3-digit-address are used. E. g. the head address X/Y100 is set as 10 H .)
- n 1 (Head address in the buffer memory): The specified address must be exist.

The head address for the QJ71PB93 has an offset of 100 H . Thus, 100 H must be subtracted from the desired head address when designating n1. For example the head address 100 H is specified as „ 0 H " and the head address 120 H is specified as „20н".

- d (Head address of the source area): The designated device must be exist.
- n2 (Number of data to write)

For a QJ71PB92D: 1 to 960 words (1 to 3C0H)
For a QJ71PB93D: 1 to 122 words (1 to 7Ан)

NOTES Only a single BBLKWR instruction can be executed in one scan.
The BBLKRD and the BBLKWR instruction (section 12.2.1) are working independently.
The transmision delay time increases when the BBLKWR instruction is used.
The BBLKRD instruction is not executed when the input module has not been set in the data module setting in the master station parameter.

Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When a value that exceeds the specificable range is set for the set data. (Error code: 4101)
- By the addition of the head address of the buffer memory designated by n 1 and the number of data to write (designated by n 2 ) the size of the buffer memory is exceeded.
(Error code: 4101)
- The number of data to be write (designated by n2) is larger than the available device area starting with the head address designated by d. (Error code: 4101)


## Program <br> Example

## BBLKWRP

After the relay M10 is set, the contents of the data registers D0 to D121 (122 words) is written to the input area of the PROFIBUS/DP slave module QJ71PB93D. The input area starts at the buffer memory address 100 H . Please note that the head address designated by n 1 is specified with „ $O H^{"}$ in this case. The head I/O number of the PROFIBUS/DP slave module is $\mathrm{X} / \mathrm{YO}$.


### 12.3 Instructions for ETHERNET interface modules

| Function | MELSEC Instruction MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Reading of received data from fixed buffers | ZP.BUFRCV | BUFRCV_M |
|  | Z.BUFRCVS | BUFRCVS_M |
| Sending of data to fixed buffers | ZP.BUFSND | BUFSND_M |
| Opening of a connection | ZP.OPEN | OPEN_M |
| Closing of a connection | ZP.CLOSE | CLOSE_M |
| Clearing of error information | ZP.ERRCLR | ERRCLR_M |
| Reading of error information | ZP.ERRRD | ERRRD_M |
| Reinitialization of a ETHERNET interface module | ZP.UINI | UINI_M |

### 12.3.1 BUFRCV

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module <br> U $\square$ G $\square$ | $\begin{array}{\|c\|} \hline \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - |

GXIEC
Developer


GX Works2


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to FEH | User | BIN 16-bit |
| s1 | Connection number |  |  | 1 to 16 |  |  |
| s2 | Head number of the devices where control data for execution of this instruction is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | System area | Used by the system |  |  |  |
|  | (s2)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System | BIN 16-bit |
| d1 | Head number of the device area where the received data is stored. |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Length of the received data | With procedure (binary data): Number of words read from the fixed buffer | 1 to 1017 words | System |  |
|  |  |  | With procedure (ASCII data): Number of words read from the fixed buffer | $\begin{aligned} & 1 \text { to } 508 \\ & \text { words } \end{aligned}$ |  |  |
|  |  |  | Without procedure (binary data): Number of bytes read from the fixed buffer | $\begin{gathered} 1 \text { to } 2016 \\ \text { bytes } \end{gathered}$ |  |  |
|  | $\begin{aligned} & \text { (d1)+1 to } \\ & \text { (d1)+n } \end{aligned}$ | Received data | In this area the data read from the fixed buffer is stored sequentially in ascending order. | - |  |  |
| d2 | Bit device which is set for one scan after completion of the BUFRCV instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2)+0 | Instruction completed | Indicates the completion of the BUFRCV instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates the abnormal completion of the BUFRCV instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Reading of received data from fixed buffer (Execution of the instruction in the main program) <br> BUFRCV Data read

With the BUFRCV instruction, Data sent by an external Station to an ETHERNET interface module via fixed buffer communication can be read from the ETHERNET module and stored in the PLC CPU. The BUFRCV instruction is executed in the main program, whereas the BUFRCVS instruction is used in an interrupt program. Where the data should be stored is specified with d1:


Whether the execution of the BUFRCV instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON with the END processing of the scan in which the BUFRCV instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the BUFRCV instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during the execution of the BUFRCV instruction, (d2)+1 turns ON at the END processing of the scan in which the BUFRCV instruction has been completed and turns OFF at the next END processing.

The timing for the PRR instruction is shown in the following figure:


The BUFRCV instruction can be executed when the ETHERNET interface module indicates that data has been received. One bit is reserved in the buffer memory address 5005 H for each of the 16 possible connections and is set when data has been received.

NOTE It is not possible to read received data of the same connection with the BUFRCV instruction in the main programm and the BUFRCVS instruction in an interrupt program.
Operation When the BUFRCV instruction is completed abnormally, the bit device ( d 2 ) +1 is set, and an erError ror code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4 FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C001H or higher, please refer to the user's manual of the ETHERNET interface module.

Program
Example

## BUFRCV

The following program reads received data from the fixed buffer for connection number 1. The input/output points $\mathrm{X} / \mathrm{Y} 0$ to $\mathrm{X} / \mathrm{Y} 1 \mathrm{~F}$ are occupied by the ETHERNET module.

- IEC editors (This program example is shown on the next page for the MELSEC instruction list and the ladder diagram of the GX Works2.)
R

NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.3.2 BUFRCVS

CPU


Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J |  | Special <br> Function Module <br> U $\square$ G | $\left\lvert\, \begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}\right.$ | ConstantsK, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| d1 | - | - | - | - | - | - | - | - | - |

GX IEC Developer

GX Works2




## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Connection number |  |  | 1 to 16 |  |  |
| d1 | Head number of the device area where the received data is stored. |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Length of the received data (Number of word or bytes read from the fixed buffer) | With procedure (binary data):) | 1 to 1017 words | System |  |
|  |  |  | With procedure (ASCII data): | 1 to 508 words |  |  |
|  |  |  | Without procedure (binary data): | 1 to 2016 bytes |  |  |
|  | $(\mathrm{d} 1)+1$ <br> to <br> (d1)+n | Received data | In this area the data read from the fixed buffer is stored sequentially in ascending order. | - |  |  |

## Functions Reading of received data from fixed buffer (Execution of the instruction in an interrupt program) <br> BUFRCVS Data read

With the BUFRCVS instruction, Data sent by an external Station to an ETHERNET interface module via fixed buffer communication can be read from the ETHERNET module and stored in the PLC CPU. The BUFRCVS instruction is executed in an interrupt program, whereas the BUFRCV instruction is used in the main program. Where the data should be stored is specified with d1:


The processing of the BUFRCVS instruction is completed within one scan. The following figure shows the timing of the BUFRCVS instruction:


In order to read receive data with an interrupt program, it is necessary to perform both the interrupt settings and interrupt pointer settings with parameter settings of GX (IEC) Developer.

NOTES It is not possible to read received data of the same connection with the BUFRCV instruction in the main programm and the BUFRCVS instruction in an interrupt program.

The BUFRCVS instruction can also used for an serial communication module QJ71C24 (see chapter 11.1.1).

Operation When the BUFRCV instruction is completed abnormally, the error flag SM0 is set, and an error Error code is stored in SD0. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C001H or higher, please refer to the user's manual of the ETHERNET interface module.

Program

## Example

## BUFRCVS

The following program reads received data from the fixed buffer for connection number 2 . The head I/O number of the ETHERNET module is $\mathrm{X} / \mathrm{YO}$.


### 12.3.3 BUFSND

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module U $\square$ IG | $\begin{gathered} \text { Index Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constants } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | $\bullet$ | - | - | - | - | - | - |
| s3 | - | - | - | - | - | - | - | - | - |
| d1 | - | - | $\bullet$ | - | - | - | - | - | - |

GXIEC
Developer


GX Works2


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as "U10") |  |  | 0 to FEH | User | BIN 16-bit |
| s1 | Connection number |  |  | 1 to 16 |  |  |
| s2 | Head number of the devices where control data for execution of this instruction is stored. |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | System area | Used by the system |  |  |  |
|  | (s2)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000H: No error <br> Any value other than 0000н: An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
| s3 | Head number of the devices where the send data is stored. |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s3) +0 | Length of the data to be send | Designation of the amount of data that is to be transferred to the fixed buffer when a procedure (binary data) is used for communication. | 1 to 1017 words | User |  |
|  |  |  | Designation of the amount of data that is to be transferred to the fixed buffer when a procedure (ASCII data) is used for communication. | $\begin{aligned} & 1 \text { to } 508 \\ & \text { words } \end{aligned}$ |  |  |
|  |  |  | Designation of the amount of data that is to be transferred to the fixed buffer when a non procedure protokoll (binary data) is used for communication. | 1 to 2046 bytes |  |  |
|  | $\begin{array}{\|l} \hline(\mathrm{s} 3)+1 \text { to } \\ (\mathrm{s} 3)+\mathrm{n} \end{array}$ | Data to be send | The data stored in this are is send to the ETHERNET module. | - |  |  |
| d1 | Bit device which is set for one scan after completion of the BUFSND instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the BUFSND instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1) +1 | Instruction completed with error | Indicates the abnormal completion of the BUFSND instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Sending of data to fixed buffer BUFSND Data send

Data which is to be send through fixed buffer communication to an external device connected to an ETHERNET interface module is send to this module by the BUFSND instruction in advance. The data is stored in the PLC CPU from the device designated by (s3)+1 onward:


Whether the execution of the BUFSND instruction has been finished can be checked with the devices (d)+0 and (d) +1 :

- The bit device (d)+0 turns ON at the END processing of the scan in which the BUFSND instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the BUFSND instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the BUFSND instruction, (d)+1 turns ON at the END processing of the scan in which the BUFSND instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the BUFSND instruction is being executed:


The BUFSND instruction is executed when the command for this instruction switches from off to on.

## Operation Error

When the BUFRCV instruction is completed abnormally, the bit device (d1)+1 is set, and an error code is stored in $(\mathrm{s} 2)+1$. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C 001 H or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## BUFSND

The following program writes data to the fixed buffer for connection 1. The head I/O number of the ETHERNET module is $\mathrm{X} / \mathrm{Y} 0$.

- IEC editors (On the next page the same program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.3.4 OPEN

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ M $\square$ | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GX IEC
Developer


GX Works2
 ZP.OPEN [ ZP.OPEN "Un" s1 s2 d1 $]$ ]

## Variables

| Set Data | Meaning | Range | Contents is <br> stored by | Data <br> Type |
| :--- | :--- | :---: | :---: | :---: |
| „Un" | Head I/O address of the ETHERNET interface module <br> (The upper two digits of an address expressed as a 3-digit <br> number, e. g. the head address X/Y100 is set as „U10") | 0 to FEH | User | BIN 16-bit |
| s1 | Connection number | 1 to 16 |  |  |

## Variables



## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s2 | Set Data | Meaning | Description |  |  |  |
|  | (s2)+3 | Port No. of the ETHERNET module | Designate the port No. of the ETHERNET interface module. | $\begin{gathered} 408 \mathrm{H} \\ \text { to } \\ 1388 \mathrm{H} \\ 138 \mathrm{BH} \\ \text { to } \\ \text { FFFEH } \end{gathered}$ | User | BIN 16-bit |
|  | $\begin{aligned} & (\mathrm{s} 2)+4 \\ & (\mathrm{~s} 2)+5 \end{aligned}$ | Destination IP address | IP address of the external device to communicate with. <br> When the IP address FFFFFFFFH is set, data is exchanged with simultaneous broadcast. | $\begin{array}{\|c} 1 \mathrm{H} \\ \text { to } \\ \text { FFFFFFFFH } \end{array}$ |  |  |
|  | (s2)+6 | Destination Port No. | Port No. of the external device to communicate with. <br> (FFFFH = Simultaneous broadcast) | $\begin{gathered} \text { 401н } \\ \text { to } \\ \text { FFFFH } \end{gathered}$ |  |  |
|  | (s2)+7 to (s2)+9 | Destination ETHERNET address | When the external device supports the ARP function set either 000000000000H or FFFFFFFFFFFFFн.When the external device support does not support the ARP function set the destination ETHERNET address. | Please see the describtion on the left. |  |  |
| d1 | Bit device which is set for one scan after completion of the OPEN instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the OPEN instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1)+1 | Instruction completed with error | Indicates the abnormal completion of the OPEN instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Opening of a connection OPEN Open connection

This instruction performs the open processing for a connection specified by s1 for the module designated by Un.

Whether the execution of the OPEN instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the OPEN instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the OPEN instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the OPEN instruction, (d1)+1 turns ON at the END processing of the scan in which the OPEN instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the OPEN instruction is being executed:


The OPEN instruction is executed when the command for this instruction switches from off to on.

NOTE Never execute the open/close processing using input/output signals and the OPEN or CLOSE dedicated instructions simultaneously for the same connection. It will result in malfunctions.

Operation When an error occurs during the processing of the OPEN instruction, the bit device (d1) +1 is Error set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C 001 H or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## NOTE

OPEN
The following program active opens the connection number 1 for TCP/IP communication. The head I/O address of the is $\mathrm{X} / \mathrm{YO}$.

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- Ladder Diagram (GX IEC Developer)

For the following example it is neccesary to set the parameters with the GX (IEC) Developer in advance. Another example where the settings are made with the OPEN instruction is shown on the next page.

Setting of the parameters is done using the GX Works2 or the GX IEC Developer


[^86]The settings for the connection are stored in the devices designated by (s2)+2 to (s2)+9

${ }^{1}$ Reading of the connection status ( $\mathrm{M} 0=1$ : Opening of connection 1 has been completed)
${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
${ }^{3}$ The signal to open the connection is converted to a pulse.
${ }^{4}$ The source for the parameters is set $(8000 \mathrm{H}=$ Parameters are stored in (s2)+2 to (s2)+9))
5 The application setting is stored in (s2)+2.
6 The port No. of the ETHERNET module is written to (s2)+3.
7 The IP address (10.97.85.223) of the external device is stored in (s2) +4 and (s2)+5.
${ }^{8} \ln (\mathrm{~s} 2)+6$ the port No. of the external device is stored.
9 Opening of connection 1
${ }^{10} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
${ }^{11} \mathrm{M} 151$ is set when an error has occured during the opening of the connection.

- IEC Instruction List

${ }^{1}$ Reading of the connection status ( $\mathrm{MO}=1$ : Opening of connection 1 has been completed)
${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
${ }^{3}$ The signal to open the connection is converted to a pulse.
${ }^{4}$ The source for the parameters is set $(0000 \mathrm{H}=$ External, $8000 \mathrm{H}=$ Devices $(\mathrm{s} 2)+2 \mathrm{to}(\mathrm{s} 2)+9)$ )
5 The application setting is stored in (s2)+2.
${ }^{6}$ The port No. of the ETHERNET module is written to ( s 2 ) +3
7 The IP address (10.97.85.223) of the external device is stored in (s2) +4 and (s2)+5.
${ }^{8}$ In ( s 2 ) +6 the port No. of the external device is stored.
${ }^{9}$ Opening of connection 1
${ }^{10} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
${ }^{11} \mathrm{M} 151$ is set when an error has occured during the opening of the connection.


## - Ladder Diagram (GX Works2)



[^87]
## - MELSEC Instruction List


${ }^{1}$ Reading of the connection status ( $\mathrm{M} 0=1$ : Opening of connection 1 has been completed)
2 Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
${ }^{3}$ The signal to open the connection is converted to a pulse.
4 The source for the parameters is set $(0000 \mathrm{H}=$ External, $8000 \mathrm{H}=$ Devices $(\mathrm{s} 2)+2 \mathrm{to}(\mathrm{s} 2)+9)$ )
5 The application setting is stored in (s2)+2.
6 The port No. of the ETHERNET module is written to ( $s 2$ ) +3
7 The IP address (10.97.85.223) of the external device is stored in (s2) +4 and (s2)+5.
${ }^{8} \ln (\mathrm{~s} 2)+6$ the port No. of the external device is stored.
${ }^{9}$ Opening of connection 1
${ }^{10} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
${ }^{11} \mathrm{M} 151$ is set when an error has occured during the opening of the connection.

### 12.3.5 CLOSE

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q


EX IFC
Developer


GX Works
$\mid-1$
[
zr. close
1 s dI dI

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Number of the connection |  |  | 1 to 16 |  |  |
| s2 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | System area | Used by the system |  |  |  |
|  | (s2)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000H: No error <br> Any value other than 0000н: An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
| d1 | Bit device which is set for one scan after completion of the CLOSE instruction. (d)+1 indicates an abnormal completion of the instruction |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the CLOSE instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1) +1 | Instruction completed with error | Indicates that an error has occured during the processing of the CLOSE instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Closing of a connection

## CLOSE Close connection

This instruction closes the connection specified by s1 for the module designated by Un (disconnecting connections).

Whether the execution of the CLOSE instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the CLOSE instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the CLOSE instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the CLOSE instruction, (d1)+1 turns ON at the END processing of the scan in which the CLOSE instruction has been completed and turns OFF at the next END processing.

The timing for the CLOSE instruction is shown in the following figure:


The CLOSE instruction is executed when the command for this instruction switches from off to on.

NOTE Never execute the open/close processing using input/output signals and the OPEN or CLOSE dedicated instructions simultaneously for the same connection. It will result in malfunctions.

Operation When an error occurs during the processing of the CLOSE instruction, the bit device (d1)+1 is Error set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C001H or higher, please refer to the user's manual of the ETHERNET interface module.


## Program Example

## CLOSE

The following program closes the connection number 1 of the ETHERNET module with the head I/O address X/YO.

- IEC editors (On the next page the same program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.3.6 ERRCLR

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ G $\square$ | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | Constants$\mathrm{K}, \mathrm{H}(16 \#)$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GX IEC Developer


GX Works2


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as "U10") |  |  | 0 to FEн | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1)+0 | System area | Used by the system |  |  |  |
|  | (s1)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
|  | (s1)+2 | Error information to be cleared | Depending on the entered value an error code stored in the buffer memory is cleared and the „ERR." LED of the ETHERNET module is switched off. <br> Please refer to the description on the next page. | 0000H | User | BIN 16-bit |
|  |  |  |  |  |  |  |
|  | (s1)+3 | Function | Choose between clearing of an error code and switching off of the „ERR." LED. <br> Please refer to the description on the next page. |  |  |  |
|  | $\begin{aligned} & \hline(\mathrm{s} 1)+4 \\ & \text { to } \\ & \text { (s1)+7 } \end{aligned}$ | System area | Used by the system | - | System |  |
| d1 | Bit device which is set for one scan after completion of the ERRCLR instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the ERRCLR instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the ERRCLR instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Clearing of errorcode and turning off the „ERR." LED ERRCLR Clearing operation

The ERRCLR instruction clears an error code stored in the buffer memory of the ETHERNET interface module. When the „ERR." LED at the front side of the module is lit, this indicator is turned off after processing of the ERRCLR instruction as well. This instruction also clears the areas in the buffer memory where the communication status is stored.
Which area of the buffer memory is cleared depends on the contents of the devices designated by ( s 1 ) +2 and ( s 1 ) +3 :

| Error or communication status area |  | Contents of |  | Action that will be performed |
| :---: | :---: | :---: | :---: | :---: |
|  |  | (s1)+2 | (s2)+3 |  |
| Initial error |  | 0000н | 0000н | - The buffer memory address 69 н is cleared. <br> - The „ERR." LED is switched off. |
| Error when opening an connection |  | $\begin{aligned} & \text { 0001H } \\ & \text { to } \\ & 0016 \mathrm{H} \end{aligned}$ <br> (Number of the connection) |  | - The buffer memory address where an errorcode for the faulty connection is stored is cleared ( 7 CH , 86н...). <br> - The „ERR." LED is switched off. |
| Error log |  | 0100н | FFFF\% | - The error log (addresses E3H to 174 H ) is cleared. |
| Communication status | Status of the protocols | 0101H |  | - The buffer memory addresses from 178 H to 1FFH are cleared. |
|  | E-mail receive status | 0102н |  | - The buffer memory addresses from 5871 H to 5B38H are cleared. |
|  | E-mail send status | 0103H |  | - The buffer memory addresses from 5B39н to 5САО |
| All stored error codes or communication status areas |  | FFFF\% |  | - All above mentioned buffer memory areas are cleared. <br> - The „ERR." LED is switched off. |

Whether the execution of the ERRCLR instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the ERRCLR instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the ERRCLR instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the ERRCLR instruction, (d1)+1 turns ON at the END processing of the scan in which the ERRCLR instruction has been completed and turns OFF at the next END processing.

The timing when executing the ERRCLR instruction is shown below:


Operation When an error occurs during the processing of the ERRCLR instruction, the bit device (d1)+1 Error is set, and an error code is stored in (s1)+1. For more information about the error codes please
refer to the following manuals:

- When the error code is 4FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C001H or higher, please refer to the user's manual of the ETHERNET interface module.


## Program Example

## ERRCLR

The following program is used to clear the error code issued for connection 1. The ETHERNET module occupies the inputs and outputs from X/Y0.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


NOTE
For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.3.7 ERRRD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct $\square$ |  | Special Function Module U $\square$ G $\square$ | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}\right.$ | Constants$\mathrm{K}, \mathrm{H}(16 \#)$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | ZP.ERRRD | $\begin{aligned} & \text { "Un" } \\ & \text { s1 } \\ & \text { d1 } \end{aligned}$ |  | ERRRD_M "Un", s1, d1 |

GX Works2


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | System are | Used by the system |  |  |  |
|  | (s1)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
|  | (s1)+2 | Error code to be read | Depending on the entered value an error code stored in the buffer memory is read: <br> - 0000н: Initial error code which is entered in the buffer memory address 69H. <br> - 0001н to 0016н: Error code for the connection with this number (Buffer memory address 7CH, 86H ...) | $\begin{gathered} 0000 \mathrm{H} \\ 0001 \mathrm{H} \\ \text { to } \\ 0016 \mathrm{H} \end{gathered}$ | User | BIN 16-bit |
|  | (s1)+3 | Function | Reading of the last issued error code | 0000H |  |  |
|  | (s1)+4 | Read error code | Stores the error code read from the ETHERNET module <br> $0000 \mathrm{H}=\mathrm{No}$ error <br> Other than 0000h: error code | - | System |  |
|  | $\begin{aligned} & (\mathrm{s} 1)+5 \\ & \text { to } \\ & \text { (s1)+7 } \end{aligned}$ | System area | Used by the system | - | System |  |
| d1 | Bit device which is set for one scan after completion of the ERRRD instruction. (d) +1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the ERRRD instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the ERRRD instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Reading of an error code from an ETHERNET module

## ERRRD Read error code

This instruction reads error code which is stored in the buffer memory of the ETHERNET interface module with the head I/O number designated by „Un".

The device designated by (s1)+2 stores information about the buffer memory address to read from.
Whether the execution of the ERRRD instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the ERRRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the ERRRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the ERRRD instruction, (d1)+1 turns ON at the END processing of the scan in which the ERRRD instruction has been completed and turns OFF at the next END processing.
The following figure shows the timing when the ERRRD instruction is being executed:


Operation When an error occurs during the processing of the ERRRD instruction, the bit device (d1)+1 is Error set, and an error code is stored in (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4 FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C001H or higher, please refer to the user's manual of the ETHERNET interface module.


## Program Example

## ERRRD

The following program reads the error code which is issued if the opening of connection 1 has failed. The ETHERNET module has the head I/O address X/YO.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


IEC Instruction List

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| LD | MO |  |  |  |
| ANDN | M1 |  |  |  |
| MOVP_M | H1, | D2 |  |  |
| MOVP_M | HO, | D3 |  |  |
| SET_M | M1 |  |  |  |
| LD | M1 |  |  |  |
| ERRRD_M | "U0", | var_DO, | var_M10 |  |
|  | LD | M10 |  |  |
| ANDN | M11 |  |  |  |
| MOV_M | K0, | D101 |  |  |
| LD | M10 |  |  |  |
| AND | M11 |  |  |  |
| MOV_M | D1, | D101 |  |  |
| LD | M10 |  |  |  |
| RST_M | M1 |  |  |  |

For an explanation of the devices and instructions used please see the above ladder diagram.

NOTE
For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.3.8 UINI

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct $\square$ |  | Special <br> Function <br> Module $\qquad$ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| d1 | - | $\bullet$ | - | - | - | - | - | - | - |

GX IEC
Developer


GX Works2


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | System area | Used by the system |  |  |  |
|  | (s1)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000H: An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
|  | (s1)+2 | Target of change | The bits 0 and 1 of this word device are used to specify the parameters to be changed: <br> - Bit 0: Change of the IP address of the local station (The new address is entered in (s1)+3 and (s1)+4.) <br> 0 : The IP address is not changed <br> 1: Change the IP address <br> - Bit 1: Change of the operation settings (Enter the new settings in ( s 1 ) +5 .) <br> 0 : Settings are not changed <br> 1: The Settings are changed Make sure to set all other bits (b2 to b15) to „0". | $\begin{gathered} 0000 \mathrm{H} \\ \text { to } \\ 0003 \mathrm{H} \end{gathered}$ |  | BIN 16-bit |
|  | $\begin{aligned} & (s 1)+3 \\ & (s 1)+4 \end{aligned}$ | IP address of the locale station | New IP address of the local station | $\begin{array}{\|l} \text { 00000001H } \\ \text { to } \\ \text { FFFFFFFEH } \end{array}$ |  |  |
|  | (s1) +5 | Operation settings | The bits of this word device specify the operation settings: <br> - Bit 1: Communication data code setting <br> 0 : Communication in binary code <br> 1: Communication in ASCII code <br> - Bit 5: Send frame setting <br> 0: ETHERNET frame <br> 1: IEEE802.3 frame <br> - Bit 6: Enable/disable writing of program when the CPU is in RUN mode <br> 0: Writing disabled <br> 1: Writing enabled <br> Bit 8: Initial time setting <br> 0 : Do not wait for open (Communication is impossible when the CPU is stopped.) <br> 1: Always wait for open (Communication is possible when the CPU is stopped.) <br> All other bits of this device must be reset (to „0"). | User |  |  |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d1 | Bit device which is set for one scan after completion of the UINI instruction. (d)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Instruction completed | Indicates the completion of the UINI instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1) +1 | Instruction completed with error | Indicates that an error has occured during the processing of the UINI instruction <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

NOTE When performing re-initial processing of the ETHERNET module only, i.e., without changing the local station IP address and operation settings, the control data should be specified so that the value $(\mathrm{OH})$ is stored in $(s 1)+2$, the specification of target of change, before executing the UINI instruction.
The ETHERNET module clears external device address information that it has been maintaining and performs re-initial processing in order to allow data communication to restart. (The initial normal completion signal (X19) is on.)

## Functions Re-initial processing of an ETHERNET interface module

UINI Start re-initialization
The UINI instruction performs the re-initial processing of the ETHERNET module specified with Un.
Whether the execution of the UINI instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the UINI instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the UINI instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the UINI instruction, (d1)+1 turns ON at the END processing of the scan in which the UINI instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the UINI instruction is being executed:


NOTES Please keep the following points in mind when reinitializing an ETHERNET module. (Failure to do so may cause errors in the data communication with the external devices.)

- Be sure to end all current data communication with external devices and close all connections before performing a re-initial process.
- Do not mix a re-initial processing done by writing directly into buffer memory, for instance by using a TO instruction, with a re-initial processing via UINI instruction.
Also, do not request another re-initial processing while an UINI instruction is already being executed.
- Be sure to reset external devices if the IP address of the ETHERNET module has been changed. (If an external device maintains the ETHERNET address of a device with which it communicates, the communication may not be continued after the IP address of the ETHERNET module has been changed.)

Operation When an error occurs during the processing of the UINI instruction, the bit device (d1)+1 is set, Error and an error code is stored in (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFFH or less, you will find more information in chapter 13 of this manual.
- When the error code is C001H or higher, please see the user's manual of the ETHERNET interface module.

Program
Example

NOTES

UINI
For the ETHERNET module with the head I/O address X/YO (Range from X/YO to X/Y1F) a re-initial process is performed.
Only the connections 1 and 2 are used for this program example. When other connections are used the corresponding signals must be used.
For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- Ladder Diagram (GX IEC Developer)

- IEC Instruction List and MELSEC Instruction List

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


- Ladder Diagram (GX Works2)

The devices and instructions used are explained with the program example for the ladder diagram of the GX IEC Developer shown on the previous page.


### 12.4 Instructions for MELSECNET/H

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Setting of stations for duplex network | J.PAIRSET | PAIRSET_M |

### 12.4.1 PAIRSET

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J $\square$ N |  | Special <br> Function Module $\qquad$ | $\left\lvert\, \begin{aligned} & \text { Index Register } \\ & \mathbf{Z n} \end{aligned}\right.$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |

## GX IEC

 Developer

GX Works2


Variables

| Set Data | Befehlswert | Data Type |
| :--- | :--- | :--- |
| Jn | Number of the network (1 to 239) |  |
| s1 | Head address of the device area where the settings for pairing are stored. <br> File register (R, ZR) or the devices T, ST, C, D and W set in latch range can be <br> used. When file registers are used, a memory card is required. | BIN 16-bit |

## Functions Pairing setting of stations

## PAIRSET Pairing setting instruction

This instruction specifies which station numbers are paired (duplexed). It is required to set up on the control station.

## Structure of the device area storing the settings

- The setting of the stations in the devices designated by s1 cannot be done in a sequence program. It is necessary to load them in the PLC CPU by peripheral devices in advance.
- Four words are used regardless of the number of stations connected.
- It is only possible to pair two stations with neighbouring station numbers. For pairing, set in s 1 the bit designating the station with the higher number.
- Each bit in the devices designated by ( $s 1$ )+0 to ( $s 1$ )+3 stands for a station number between 1 and 64:

| Set Data | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| (s1) +0 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| (s1)+1 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
| (s1)+2 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 |
| (s1)+3 | 64 | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 |

NOTES

Program Example

The pairing setting instruction is valid only on control stations. Any settings on normal stations are voided.

If in a redundant system consisting of Q4ARCPUs the control systems network module fails to data-link due to cable connection breakage, switching from control system to standby system is done only when pairing setting has been performed.

PAIRSET
Pairing is performed for the stations 1 and 2 as well as for the stations 4 and 5 of a redundant system:


The settings are stored in the data registers D0 to D3. Bit 1 (b1) of D0 is set for the pairing of the stations 1 and 2 whereas b4 is set for the pairing of the stations 4 and 5 :

| Set Data | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| D0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| D1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 12.5 Instructions for CC-Link

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Parameter setting for a CC-Link network (A series) | G.RLPA | RLPA_MD |
|  | GP.RLPA | RLPA_P_MD |
| Parameter setting for a CC-Link network and start of the data link (System Q) | G.RLPASET | RLPASET_MD |
|  | GP.RLPASET | RLPASET_P_MD |
| Setting of automatic refresh parameters (A series) | G.RRPA | RRPA_MD |
|  | G. RRPA | RRPA_P_MD |
| Reading from the buffer memory of an intelligent device station or the device memory of the PLC CPU | G.RIRD | RIRD_MD |
|  | GP.RIRD | RIRD_P_MD |
| Writing to the buffer memory of an intelligent device station or the device memory of the PLC CPU | G.RIWT | RIWT_MD |
|  | GP.RIWT | RIWT_P_MD |
| Reading from the buffer memory of an intelligent device station (with handshake) | G.RIRCV | RIRCV_MD |
|  | GP.RIRCV | RIRCV_P_MD |
| Writing to the buffer memory of an intelligent device station (with handshake) | G.RISEND | RISEND_MD |
|  | GP.RISEND | RISEND_P_MD |
| Write to the automatic updated buffer memory | G.RITO | RITO_MD |
|  | GP.RITO | RITO_P_MD |
| Read from the automatic updated buffer memory | G.RIFR | RIFR_MD |
|  | GP.RIFR | RIFR_P_MD |

### 12.5.1 RLPASET

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module UП\G | $\begin{array}{\|c} \text { Index Register } \\ \mathrm{Zn} \end{array}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, } \mathrm{H} \text { (16\#) } \end{aligned}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |
| s2 | - | - | - | - | - | - | - | - | - |
| s3 | - | - | - | - | - | - | - | - | - |
| s4 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| s5 | - | $\bullet$ | - | - | - | - | - | - | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC Developer

GX Works2



## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are entered, e. g. the head address X/Y100 is set as 10 H ) |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored. |  |  |  |  | Address |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: Error code | - | System |  |
|  | (s1) +1 | Validation of the settings | The first four bits are used to specify whether the settings made in s2 to s5 are valid or invalid: <br> Bit $0=1$ :Slave station settings (s2) <br> Bit 1 = 1:Reserved station specifications (s3) <br> Bit 2 = 1:Error invalid station specifications (s4) <br> Bit $3=1$ :Send, receive and automatic refresh buffer assignment data (s5) <br> For the settings marked as invalid the default parameters will be applied. | 0 to F | User |  |
|  | (s1)+2 | Number of connected modules | Set the number of connected slave stations (including the reserved stations) | 1 to 64 |  |  |
|  | (s1)+3 | Number of retries | Set the number of retries to a communication faulty station. | 1 to 7 |  |  |
|  | (s1)+4 | Number of automatic return modules | Set the number of slave modules which after a failure can be returned automatically to the link within one link scan. | 1 to 10 |  |  |
|  | (s1) +5 | Operation specification when the PLC CPU has stopped | Specifies the data link status when a master station PLC CPU error occurs. <br> 0: Stop <br> 1: Continue | 0 or 1 |  |  |
|  | (s1)+6 | Scan mode specification | Choose betwen the synchronous and the asynchrous mode <br> 0 : The data link is synchronous to the scan of the sequence program <br> 1: The data link is asynchronous to the scan of the sequence program. | 0 or 1 |  |  |
|  | (s1)+7 | Delay time setting | Link scan intervall (Unit: $50 \mu \mathrm{~s}$ ) | 0 to 100 |  |  |

## Variables

| Set Data | Meaning |  | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| s2 | Head device of the area where slave station settings are stored. |  |  |  | Address |
|  | Set Data | Meaning | Description | Contents is stored by |  |
|  | (s2)+0 | Settings for station No. 1 | See the table at page 93 Make the settings for as much modules as are specified in (s1)+2 as number of connected modules. | User |  |
|  | (s2)+1 | Settings for station No. 2 |  |  |  |
|  | - | $\bullet$ |  |  |  |
|  | (s2)+62 | Settings for station No. 63 |  |  |  |
|  | (s2)+63 | Settings for station No. 64 |  |  |  |
| s3 | Head device of the area where specifications for reserved stations are stored. Perform the setting for all stations up to the largest station number set in s2. |  |  |  | Address |
|  | Set Data | Meaning | Description | Contents is stored by |  |
|  | (s3) +0 | Setting for station No.'s 1 - 16 | Specify a reserved station by setting the bit for the corresponding station number (see the table at page 93). <br> Specify only the head station number of a module that occupies 2 or more stations. <br> No station is reserved in the default parameter setting. | User |  |
|  | (s3)+1 | Setting for station No.'s 17 - 32 |  |  |  |
|  | (s3)+2 | Setting for station No.'s 33-48 |  |  |  |
|  | (s3)+3 | Setting for station No.'s 49-64 |  |  |  |
| s4 | Head device of the area where specifications for error invalid stations are stored. Perform the setting for all stations up to the largest station number set in s2. |  |  |  | Address |
|  | Set Data | Meaning | Description | Contents is stored by |  |
|  | (s4)+0 | Setting for station No.'s 1 - 16 | When the error of a station should be ignored, set the bit for the corresponding station number (see the table at page 93). Specify only the head station number of a module that occupies 2 or more stations. <br> The reserved station number is given the higher priority if both error invalid station and reserved station specifications are made for the same station. <br> No error invalid station is set in the default parameter setting. | User |  |
|  | (s4)+1 | Setting for station No.'s 17 - 32 |  |  |  |
|  | (s4)+2 | Setting for station No.'s 33 - 48 |  |  |  |
|  | (s4)+3 | Setting for station No.'s 49-64 |  |  |  |

## Variables

| Set Data | Meaning |  |  |  | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s5 | Head device of the area where settings for the buffer memory size are stored. Perform the settings for stations specified in s2 as local stations and intelligent device stations. Start with the smallest station number. |  |  |  |  |  | Address |
|  | Set Data | Meaning |  | Description | Range | Contents is stored by |  |
|  | (s5)+0 |  | Send buffer size | Specify the buffer size needed for communication between the master station and local stations or intelligent device stations. <br> The maximum size of the send and receive buffer together is 4096 words (1000H). <br> For the sending/receiving buffer size, specify a number 7 words larger than the size actually required for communication. | Он: <br> No buffer <br> 40H to <br> 1000H <br> (64 to <br> 4096 words) <br> Default setting: 40H |  |  |
|  | (s5)+1 |  | Receive buffer size |  | OH: <br> No buffer <br> 40 H to <br> 1000H <br> (64 to <br> 4096 words) <br> Default setting: 40H |  |  |
|  | (s5)+2 |  | Automatic refresh buffer size | Number of points of the automatic refresh buffer used for communication between the master station and local stations or intelligent device stations. <br> The size of the automatic updating buffer must be equal to the size necessary for the individual intelligent device station. | OH: <br> No buffer <br> 80H to <br> 1000 H <br> (128 to <br> 4096 words) <br> Default setting: 80H | User |  |
|  | - | - | - | - | - |  |  |
|  | (s5)+75 |  | Send buffer <br> size <br> Receive <br> buffer size <br> Automatic <br> refresh buffer <br> size | The same as for the 1st module. |  |  |  |
|  | (s5)+76 |  |  |  |  |  |  |
|  | (s5)+77 |  |  |  |  |  |  |
| d | Bit device which is set for one scan after completion of the RLPASET instruction. (d)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  |  | Bit |
|  | Set Data | Mea | aning | Description | Range | Contents is stored by |  |
|  | (d) +0 |  | truction mpleted | Indicates the completion of the RLPASET instruction ON: Instruction completed OFF: Instruction not completed | 0 or 1 | System |  |
|  | (d) +1 | Instruction completed with error |  | Indicates that an error has occured during the processing of the RLPASET instruction ON: Abnormal completion OFF: Normal completion | 0 or 1 |  |  |

## Slave station settings

For each station a word device ((s2)+0 to (s2)+63) is reserved which contains settings for this station:

| Meaning | Description | Range |
| :---: | :---: | :---: |
| Settings for 1 to 64 modules |  | $\begin{gathered} \text { b0 to b7: } \\ 1-64 \\ (01 \mathrm{H}-40 \mathrm{H}) \\ \text { b8 to b11: } \\ 1-4 \\ \text { b12 to b15: } \\ 0-2 \end{gathered}$ |

The default parameter settings for (s2)+0 to (s2)+63 are „0101H" to „0140H". (Station number 1 to 64 , one station occupied, remote I/O station)

## Designation of the station number in s3 and s4

Each bit of the four word devices used for s3 and s4 represents one station:

| Set Data | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| $\begin{aligned} & (\mathrm{s} 3)+0 \\ & (\mathrm{~s} 4)+0 \end{aligned}$ | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| $\begin{aligned} & (s 3)+1 \\ & (s 4)+1 \end{aligned}$ | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
| $\begin{aligned} & (\mathrm{s} 3)+2 \\ & (\mathrm{~s} 4)+2 \end{aligned}$ | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 |
| $\begin{aligned} & (s 3)+3 \\ & (s 4)+3 \end{aligned}$ | 64 | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 |

The numbers 1 to 64 in the table indicate a station number. When a bit is set the corresponding station is selected.

## Functions Parameter setting for a CC-Link Network and start of the data link

RLPASET Parameter setting instruction


1. The network parameters stored in (s1) to (s5) are send to master module of the CC-Link designated by Un using the RLPASET instruction.
2. The received settings are checked by the master module.
3. If the settings are correct, the data link is started.
4. The device specified by (d) is set.

It is only possible to execute one RLPASET instruction at a time.

## Number of required devices

The following numbers of devices are required for the RLPASET instruction:

- s1: 8 word devices
- s2: 64 word devices
- s3: 4 word devices
- s4: 4 word devices
- s5: 78 word devices

Please note the required areas for ( s 1 ) to ( s 5 ) during programming.
An example:
Four slave stations are connected to a master module. In the Q02CPU mounted in the PLC of the master station the data link registers D0 to D12287 are available. If D12284 is designated as head device for ( $s 2$ ) because there are only four slave stations, the execution of the RLPASET instruction will result in an error with the code 4101. This is because the PLC CPU always checks the range for 64 stations (D12284 to D12347 in this example) and in this case the available range is exceeded.

Whether the execution of the RLPASET instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the RLPASET instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the RLPASET instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the UINI instruction, (d1)+1 turns ON at the END processing of the scan in which the RLPASET instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RLPASET instruction is executed and all stations are normal:


The timing for the RLPASET instruction in the case of a faulty station is shown below:


Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SD0:

- When the module designated by (Un) is not a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction. (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the instruction contains data that cannot be used. (error code: 4100)
- When the number of points for data used in the instruction exceeds the available range, or storage data and constants of a device specified by the instruction exceeds the available range (including dummy devices). (error code: 4101)


## RLPASET

This program transfers the network parameter to the master station occupying the head I/O number X/Y000. The CC-Link network consists of three slave stations:


The devices designated by (s1) to (s5) are holding the following values:

| Parameter |  |  | Setting | Set value | Allocated device |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Control data for the execution of the instruction | (s1)+1 | Validation of the settings | All settings are valid. | 15 | D1 |
|  | (s1)+2 | Number of connected modules | 3 slave modules | 3 | D2 |
|  | (s1)+3 | Number of retries | 3 times | 3 | D3 |
|  | (s1)+4 | Number of automatic return modules | 1 module | 1 | D4 |
|  | (s1)+5 | Operation specification when the PLC CPU has stopped | Stop | 0 | D5 |
|  | (s1)+6 | Scan mode specification | Asynchonous | 0 | D6 |
|  | (s1)+7 | Delay time setting | $0 \mu \mathrm{~s}$ | 0 | D7 |
| Settings for slave stations | (s2)+0 | Settings for the first station | Local station, occupies 1 station, Station No. 1 | 2101H | D10 |
|  | (s2)+1 | Settings for the second station | Remote I/O station, occupies 1 station, Station No. 2 | 102H | D11 |
|  | (s2)+2 | Settings for the third station | Remote I/O station, occupies 1 station, Station No. 3 | 103H | D12 |
| Reserved stations | (s3)+0 | Selection of reserved stations | Station No. 3 is reserved (bit 2 is set) | 4 | D80 |
|  | (s3)+1 |  |  | 0 | D81 |
|  | (s3) +2 |  |  | 0 | D82 |
|  | (s3)+3 |  |  | 0 | D83 |
| Error invalid stations | (s4) +0 | Specification of error invalid stations | Station No. 2 (bit 1 is set) | 2 | D90 |
|  | (s4)+1 |  |  | 0 | D91 |
|  | (s4)+2 |  |  | 0 | D92 |
|  | (s4)+3 |  |  | 0 | D93 |
| Buffer sizes | (s5)+0 | Send buffer of the first local station (Station No. 1) | 100 words | 64H | D100 |
|  | (s5)+1 | Receive buffer of the first local station (Station No. 1) | 100 words | 64H | D101 |
|  | (s5)+2 | Automatic refresh buffer of the first local station (Station No. 1) | Not used | OH | D102 |

The contents of the data registers D1 to D102 must be set according to the above table before the RLPA instruction is called.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


IEC Instruction List



#### Abstract

NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.


- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer.


### 12.5.2 RIRD

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J■N |  | Special <br> Function Module <br> U■G■ | $\begin{array}{\|c} \text { Index Register } \\ \mathrm{Zn} \end{array}$ | Constants$\mathrm{K}, \mathrm{H}(16 \#)$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |
| d1 | - | - | - | - | - | - | - | - | - |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - |

GX IEC
Developer


GX Works2 $\square$

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master/local module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as 10 H ) |  |  | 0 to FEn | User | BIN 16-bit |
| S | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s) +1 | Station number | Staton number of the remote station, where data is read from | 0 to 64 | User |  |
|  | (s)+2 | Acces code | - For a A/Q series master module with software version A to H <br> Set „0004H" to access the buffer memory of an intelligent device station. <br> Set „2004H" to access the buffer memory of a local station. | $\begin{aligned} & 0004 \mathrm{H} \\ & \text { or } \\ & 2004 \mathrm{H} \end{aligned}$ |  |  |
|  |  |  | - For a A/Q series master module with software version J or higher or a module of System Q | Higher byte: see the table below |  |  |
|  |  | Device code and access code | A device code is stored in the upper 8 bits of this device. The access code which, specifies whether to access the buffer memory of a CC-Link module $(04 \mathrm{H})$ or a CPU device $(05 \mathrm{H})$, is entered in the lower 8 bits. | Lower byte: 04H or 05H |  |  |
|  | (s)+3 | Head address | - For a A/Q series master module with software version A to H <br> Head address of the buffer memory | $\begin{aligned} & \text { Depends on } \\ & \text { the } \\ & \text { accessed } \\ & \text { station } \end{aligned}$ |  |  |
|  |  |  | - For a A/Q series master module with software version J or higher or a module of System Q Head address of the buffer memory or first device number |  |  |  |
|  | (s)+4 | Number of points to read | Specify the number of data (unit:words) to read-out. <br> This number depends on the type of CPU module mounted in the station where the data is read from: <br> AnU, QnA series, System Q: max. 480 words <br> All other CPUs: max. 32 words | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 32 \end{gathered}$ |  |  |
| d1 | Head address of the area where the read data is stored |  |  |  | User | BIN 16-bit |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d2 | Bit device which is set for one scan after completion of the RIRD instruction. (d2)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2) +0 | Instruction completed | Indicates the completion of the RIRD instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIRD instruction <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

From software version $J$ of the master module two codes (both stored in $\mathrm{s}+2$ ) are used to specify the data to read: The access code selects whether access is made to the buffer memory of a CC-Link module or the device memory in the CPU module. With the device code the area of the buffer memory or the device is designated:

- Access to the buffer memory of a CC-Link module (Access code: 04H)

| Access to |  | Device code |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Buffer memory in an intelligent device station |  |  |  | Random access buffer | 00 H |
| Buffer memory in a master or local station | Remote inputs | 20 H |  |  |  |
|  | Remote outputs | 21 H |  |  |  |
|  | Remote register | 22 H |  |  |  |
|  | Link special relays | 24 H |  |  |  |
|  | Link special register | 63 H |  |  |  |

- Access to the device memory of a CPU module (Access code: 05H) Devices not indicated in the following table are not accessible. To access a bit device, specify „0" or a multiple of „16" as head device. Otherwise an error will occur.

| Device |  | Device type |  | Unit | Device code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit | Word |  |  |
| Inputs | X | $\bigcirc$ |  | Hexadeci- | 00н |
| Outputs | Y | $\bullet$ |  |  | 02H |
| Internal relays | M | $\bullet$ |  |  | 03н |
| Latch relays | L | - |  |  | 83н |
| Link relays | B | $\bullet$ |  | Hex. | 23H |
| Timer (contact) | T | $\bullet$ |  | Decimal | 09н |
| Timer (coil) |  | $\bullet$ |  |  | ОАн |
| Timer (present value) |  |  | $\bullet$ |  | $\mathrm{OCH}^{\text {¢ }}$ |
| Retentive Timer (contact) | ST | $\bullet$ |  |  | 89н |
| Retentive Timer (coil) |  | - |  |  | 8Ан |
| Retentive Timer (present value) |  |  | - |  | 8 CH |
| Counter (contact) | C | $\bullet$ |  | Decimal | 11H |
| Counter (coil) |  | $\bullet$ |  |  | 12н |
| Counter (present value) |  |  | - |  | 14H |
| Data register | D |  | $\bullet$ |  | 04H |
| Link register | W |  | $\bullet$ | Hex. | 24H |
| File register | R |  | $\bullet$ | Decimal | 84н |
| Special link relay | SB | $\bullet$ |  | Hexadecimal | 63H |
| Special link register | SW |  | - |  | 64H |
| Special relay | SM | $\bullet$ |  | Decimal | 43H |
| Special register | SD |  | $\bullet$ |  | 44H |

## Functions Read from buffer memory of intelligent device station or from device memory of PLC CPU RIRD Data read

The RIRD instruction reads data from the buffer memory of an intelligent device connected to the CC-Link. When a master module with a software version from J onward or a CC-Link module of the MELSEC System $Q$ is used, it is also possible to access the PLC CPU device memory of another station connected to the CC-Link network.
The head address of the buffer memory or the head device is designated by ( $s$ ) +3 . The station number of the other station is designated by ( s ) +1 . This station is connected to the master/local station specified at Un. The read data is stored in the CPU which executes the RIRD instruction to the devices starting from d1. The number of data to read is designated by (s)+4.

- Accessing the buffer memory of an CC-Link module

- Accessing the device memory in the PLC CPU of another station on CC-Link


Whether the execution of the RIRD instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRD instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRD instruction is being executed:


It is possible to execute RIRD instructions for multiple stations at the same time, but it is not possible to access the same intelligent device station or local station simultaneously from more than one station.

## Operation Error

In the following cases an operation error occurs, the error flag SMO is set, and an error code is stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module. (Error code: 2112)
- When an attempt was made to execute an unsupported instruction. (Error code: 4002)
- When the number of devices in the instruction is incorrect. (Error code: 4003)
- When the instruction specifies a device that cannot be used. (Error code: 4004)
- When the area designated by s contains data that cannot be used. (Error code: 4100)
- When the number of data set to be used exceeds the allowable range. (Error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range. (Error code: 4101)

RIRD
The following program is executed in the PLC CPU of the master station. When the input X0 is set the contents of 10 buffer memory addresses is read from the intelligent device station with the station number, starting with the buffer memory address 100 H . The read data is stored in the PLC CPU from data register DO onward. The head I/O number of the master module of CCLink is $\mathrm{X} / \mathrm{Y} 40$.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


NOTE
For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.5.3 RIWT

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct J $\square \square$ |  | Special <br> Function Module <br> U $\square$ G $\square$ | $\begin{array}{\|c\|} \left\|\begin{array}{l} \text { Index Register } \\ \mathbf{Z n} \end{array}\right\| \\ \hline \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d1 | - | - | - | - | - | - | - | - | - |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - |

GX IEC
Developer


GX Works2 $\square$

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master/local module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as 10 H ) |  |  | 0 to FEh | User | BIN 16-bit |
| S | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s)+1 | Station number | Station number of the remote station, where data is written to. | 0 to 64 | User |  |
|  | (s)+2 | Access code | - For a A/Q series master module with software version A to H <br> Set „0004H" to write to the buffer memory of an intelligent device station. <br> Set „2004H" to write to the buffer memory of a local station. | $\begin{gathered} 0004 \mathrm{H} \\ \text { or } \\ 2004 \mathrm{H} \end{gathered}$ |  |  |
|  |  | Device code and access code | - For a A/Q series master module with software version J or higher or a module of System Q | Higher byte: see the table below |  |  |
|  |  |  | upper 8 bits of this device. The access code, which specifies whether to access the buffer memory of a CC-Link module $(04 \mathrm{H})$ or a CPU device $(05 \mathrm{H})$, is entered in the lower 8 bits. | Lower byte: 04 H or 05 H |  |  |
|  | (s)+3 | Head address | - For a A/Q series master module with software version A to H Head address of the buffer memory | Depends on the accessed station |  |  |
|  |  |  | - For a A/Q series master module with software version J or higher or a module of System Q Head address of the buffer memory or head device |  |  |  |
|  | (s) +4 | Datenlänge | Specify the number of data (unit:words) to write. <br> This number depends on the type of CPU module mounted in the station where the data is written to: AnU, QnA series, System Q: max. 480 words All other CPUs: max. 32 words | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 10 \end{gathered}$ |  |  |
| d1 | Head address of the area where the write data is stored |  |  |  | User | BIN 16-bit |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d2 | Bit device which is set for one scan after completion of the RIWT instruction. (d2)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2)+0 | Instruction completed | Indicates the completion of the RIWT instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIWT instruction <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

From software version J of the master module two codes (both stored in (d1)+2) are used to specify the target for the data: The access code selects whether data is written to the buffer memory of a CC-Link module or the device memory in the CPU module. With the device code the area of the buffer memory or the devices, which will be overwritten, is designated:

- Access to the buffer memory of a CC-Link module (Access code: 04H)

| Access to |  | Device code |  |  |
| :--- | :--- | :---: | :---: | :---: |
| Buffer memory in an intelligent device station |  |  |  | 00 H |
| Buffer memory in a master or local station | Random access buffer | 20 H |  |  |
|  | Remote inputs | 21 H |  |  |
|  | Remote outputs | 22 H |  |  |
|  | Remote register | 24 H |  |  |
|  | Link special relays | 63 H |  |  |
|  | Link special register | 64 H |  |  |

- Access to the device memory of a CPU module (Access code: 05H) Devices not indicated in the following table are not accessible. To access a bit device, specify „0" or a multiple of „16" as head device. Otherwise an error will occur.

| Device |  | Device type |  | Unit | Device code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit | Word |  |  |
| Inputs | X | $\bigcirc$ |  | Hexadeci- | 00н |
| Outputs | Y | $\bullet$ |  |  | 02H |
| Internal relays | M | $\bullet$ |  |  | 03н |
| Latch relays | L | - |  |  | 83н |
| Link relays | B | $\bullet$ |  | Hex. | 23H |
| Timer (contact) | T | $\bullet$ |  | Decimal | 09н |
| Timer (coil) |  | $\bullet$ |  |  | ОАн |
| Timer (present value) |  |  | $\bullet$ |  | $\mathrm{OCH}^{\text {¢ }}$ |
| Retentive Timer (contact) | ST | $\bullet$ |  |  | 89н |
| Retentive Timer (coil) |  | - |  |  | 8Ан |
| Retentive Timer (present value) |  |  | - |  | 8 CH |
| Counter (contact) | C | $\bullet$ |  | Decimal | 11H |
| Counter (coil) |  | $\bullet$ |  |  | 12н |
| Counter (present value) |  |  | - |  | 14H |
| Data register | D |  | $\bullet$ |  | 04H |
| Link register | W |  | $\bullet$ | Hex. | 24H |
| File register | R |  | $\bullet$ | Decimal | 84н |
| Special link relay | SB | $\bullet$ |  | Hexadecimal | 63H |
| Special link register | SW |  | - |  | 64H |
| Special relay | SM | $\bullet$ |  | Decimal | 43H |
| Special register | SD |  | $\bullet$ |  | 44H |

## Functions Write to buffer memory of intelligent device station or to device memory of PLC CPU RIWT Data write

The RIWT instruction writes data to the buffer memory of an intelligent device connected to the CC-Link. When a master module with a software version from J onward or a CC-Link module of the MELSEC System Q is used, it is also possible to write to the PLC CPU device memory of another station connected to the CC-Link network.

The station number of the other station is designated by ( s ) +1 . This station is connected to the master/local station specified at Un. Where the write data are is stored is designated by d1. At (s)+2 a code is stored which specifies whether to write to a buffer memory or to the device memory of a CPU module. The head address of the buffer memory or the head device is designated by $(s)+3$. The number of data to write is designated by $(s)+4$.

- Accessing the buffer memory of an CC-Link module

- Accessing the device memory in the PLC CPU of another station on CC-Link


Whether the execution of the RIWT instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIWT instruction. When the instruction has been completed normal, this device stays OFF, but when an error occurs during execution of the RIWT instruction, (d2)+1 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIWT instruction is being executed:


Please note, that it's possible to execute RIWT instructions for multiple stations at the same time, but the same intelligent device station or local station cannot be accessed simultaneously from more than one station.

Operation In the following cases an operation error occurs, the error flag SM0 is set, and an error code is Error stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module. (Error code: 2112)
- When an attempt was made to execute an unsupported instruction. (Error code: 4002)
- When the number of devices in the instruction is incorrect. (Error code: 4003)
- When the instruction specifies a device that cannot be used. (Error code: 4004)
- When the area designated by s contains data that cannot be used. (Error code: 4100)
- When the number of data set to be used exceeds the allowable range. (Error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range. (Error code: 4101)

The following program is processed in the PLC CPU of the master station. When the input X0 is set, the contents of the data registers D0 to D9 is moved to the intelligent device station number 1 and stored to the buffer memory addresses 100 H to 109 H . The head I/O number of the master module of CC-Link is $\mathrm{X} / \mathrm{Y} 40$.

- IEC editors
(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


NOTE
For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page


### 12.5.4 RIRCV

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  |  |  |  |  | Usab | vices |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices <br> User) | File- |  | IET/H | Special Function | Index Register | Constants | Other |
|  | Bit | Word |  | Bit | Word | U-\G■ |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - |
| s1 | - | - | - | - | - | - | - | - | - |
| d1 | - | - | - | - | - | - | - | - | - |
| d2 | $\bullet$ | $\bigcirc$ | - | - | - | - | - | - | - |

GXIEC
Developer


GX Works2
ค

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as 10 H ) |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000h: No error <br> Any value other than 0000h: An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s1) +1 | Station number | Station number of the intelligent device station where data is read from | 0 to 64 | User | BIN 16-bit |
|  | (s1)+2 | Access code | Enter the value "0004H" (Read from the buffer memory of an intelligent device station.) | 0004H |  |  |
|  | (s1)+3 | Head address | Head address in the buffer memory (Address of the first data to read) | Depends on the accessed station |  |  |
|  | (s1)+4 | Number of points to read | Specify how much data (in the unit "words") should be read from the intelligent device station. Set a value within the intelligent device station buffer memory capacity and the parameter-set receiving buffer area of the master station. | 1 to 480 |  |  |
| s2 | Link devices used for handshaking |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2) +0 | Remote output (RY) for data request | - Higher byte Set the upper 8 bits to „0". | 0 | User |  |
|  |  |  | - Lower byte Specify a remote output (RY) of the intelligent device station | 0 to 127 |  |  |
|  | (s2)+1 | Remote register ( RWr ) used as error code storage device Remote input (RX) used as completion device. | - Higher byte <br> Specify a remote register (RWr) of the intelligent device station, in which the same error code as in (s1)+0 will be stored. | 0 to 15 or FF (When FF is set, no number is specified.) |  |  |
|  |  |  | - Lower byte Specify a remote input (RX) of the intelligent device station | 0 to 127 |  |  |
|  | (s2)+2 | Completion mode | Specify, how the completion of the reading process should be indicated: <br> 0 : Using 1 device (RXn) <br> 1: Using 2 devices ( $R X n, R X n+1$ ) ( $R X n+1$ will be set at abnormal completion.) | 0 or 1 |  |  |
| d1 | Head address of the devices where the read data is to be stored. |  |  |  | User | BIN 16-bit |

Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d2 | Bit device which is set for one scan after completion of the RIRCV instruction. (d2)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2) +0 | Instruction completed | Indicates the completion of the RIRCV instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIRCV instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Reading of data from the buffer memory of an intelligent device station (with handshake) RIRCV Data read (with handshake)

The execution of a RIRCV instruction is only possible in the PLC CPU of the master station. This instruction is used to read data from the buffer memory on an intelligent device station. The data exchange is controlled by handshaking devices:


1. The buffer memory address specified by ( s 1 ) +3 of the station specified by ( s 1 ) +1 is accessed. The devices specified in s2 are used for the handshake.
2. The contents of the number of buffer memory addresses specified in ( $s 1$ ) +4 is read to the receive buffer of the master module.
3. The read data is stored in the PLC CPU to the devices starting with the one specified in d1. After that, the bit device specified in (d2)+0 is set for one scan.
Whether the execution of the RIRCV instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device ( d 2 ) +0 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.
- The bit device ( d 2 ) +1 indicates an error during execution of the RIRCV instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRCV instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRCV instruction is being executed:


Although it's possible to execute RIRCV instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

Operation In the following cases an operation error occurs, the error flag SM0 is set, and an error code is Error stored in SD0:

- When the module specified by Un is not an intelligent function module or a special function module. (Error code: 2112)
- When an attempt was made to execute an unsupported instruction. (Error code: 4002)
- When the number of devices in the instruction is incorrect. (Error code: 4003)
- When the instruction specifies a device that cannot be used. (Error code: 4004)
- When the area designated by s contains data that cannot be used. (Error code: 4100)
- When the number of data set to be used exceeds the allowable range. (Error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range. (Error code: 4101)

Program
Example

RIRCV
The following program is executed in the PLC CPU of the master station. When M1 is set, the contents of 11 buffer memory addresses is read from the intelligent device station with the station number 63. Reading starts at the buffer memory address 400 H . The data will be stored in the CPU module from data register D40 onward. To the master module of CC-Link the head I/O number X/Y00 is assigned. The remote devices RX2, RY2 and RWr2 are used for handshake. The completion of the reading is indicated by two devices. ((s2)+2 is set to „1".)

- IEC editors
(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 12.5.5 RISEND

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct $\square$ |  | Special Function Module | $\left\lvert\, \begin{gathered} \text { Index Register } \\ \mathbf{Z n} \\ \hline \end{gathered}\right.$ | Constants$\mathrm{K}, \mathrm{H}(16 \#)$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |
| d1 | - | - | - | - | - | - | - | - | - |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - |

GX IEC
Developer


GX Works2

| $\|\vdash\|$ [G.RISEND Un si di s2 d2 ] |
| :---: |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as 10 H ) |  |  | 0 to FEh | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1)+0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000н: No error <br> Any value other than 0000h: An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s1)+1 | Station number | Station number of the intelligent device station where the data is send to | 0 to 64 | User | BIN 16-bit |
|  | (s1)+2 | Access code | Enter the value „0004H" (Write to the buffer memory of an intelligent device station.) | 0004H |  |  |
|  | (s1)+3 | Head address | Head address in the buffer memory (First address where data is written to) | Depends on the accessed station |  |  |
|  | (s1)+4 | Number of points to write | Specify how much data (in the unit "words") should be written to the intelligent device station. | 1 to 480 |  |  |
| s2 | Link devices used for handshaking |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2) +0 | Remote output (RY) to request the sending of data | - Higher byte Set the upper 8 bits to „0". | 0 | User |  |
|  |  |  | - Lower byte <br> Specify a remote output (RY) of the intelligent device station | 0 to 127 |  |  |
|  | (s2)+1 | Remote register (RWr) used as error code storage device Remote input (RX) used as completion device. | - Higher byte <br> Specify a remote register (RWr) of the intelligent device station, in which the same error code as in (s1)+0 will be stored. | 0 to 15 or FF (When FF is set, no number is specified.) |  |  |
|  |  |  | - Lower byte <br> Specify a remote input (RX) of the intelligent device station | 0 to 127 |  |  |
|  | (s2)+2 | Completion mode | Specify, how the completion of the reading process should be indicated: <br> 0 : Using 1 device (RXn) <br> 1: Using 2 devices ( $R X n, R X n+1$ ) ( $R X n+1$ will be set at abnormal completion.) | 0 or 1 |  |  |
| d1 | First address of the area where the data for the intelligent device station is stored |  |  |  | User | BIN 16-bit |

Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d2 | Bit device which is set for one scan after completion of the RIRCV instruction. (d2)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2) +0 | Instruction completed | Indicates the completion of the RISEND instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIRCV instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Write (with handshake) to the buffer memory of an intelligent decive station RISEND Sending of data (with handshake)

The RIRCV instruction can only be performed in the PLC CPU of the master station and is used to write data to the buffer memory on an intelligent device station. The data exchange is controlled by handshaking devices:


1. The data for the intelligent device station is moved to the send buffer of the master station.
2. The data is written to the buffer memory address specified by (s1)+3 of the station specified by ( $s 1$ ) +1 . The devices specified in $s 2$ are used for the handshake.
3. A write complete response is send to the master station.
4. The device specified in (d2)+0 is set.

Whether the execution of the RISEND instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RISEND instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RISEND instruction, (d2)+1 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRCV instruction is being executed:


Although it's possible to execute RISEND instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

Operation In the following cases an operation error occurs, the error flag SM0 is set, and an error code is Error stored in SD0:

- When the module specified by Un is not an intelligent function module or a special function module. (Error code: 2112)
- When an attempt was made to execute an unsupported instruction. (Error code: 4002)
- When the number of devices in the instruction is incorrect. (Error code: 4003)
- When the instruction specifies a device that cannot be used. (Error code: 4004)
- When the area designated by s contains data that cannot be used. (Error code: 4100)
- When the number of data set to be used exceeds the allowable range. (Error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range. (Error code: 4101)

Program
Example

RISEND
The following program, which is executed in the PLC CPU of the master station, writes 1 word of data to the buffer memory address 111H of the intelligent device station with the station number 63. To the master module of CC-Link, the head I/O number X/Y000 is assigned. The devices RX4, RY4 and RWr4 are used for handshaking. The completion of the reading is indicated by two devices. ((s2)+2 is set to „1".)

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Works2.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Works2

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.

12.5.6 RITO

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/H Direct $\square$ |  | Special Function Module$\mathbf{U} \square G \square$ | $\begin{gathered} \text { Index Register } \\ \mathbf{Z n} \end{gathered}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | - | - | - | - | - | - | - | - |
| n2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |
| n3 | $\bullet$ | - | - | - | - | - | - | - | - |

GXIEC
Developer


GX Works2


Variables

| Set Data | Meaning | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as 10 H ) | 0 to FEn | User | BIN 16-bit |
| n1 | Write destination <br> - Specify the station number of the intelligent device station where data is written to. <br> - Specify „FFH" when data is to be moved to the random access buffer. | $\begin{gathered} 1 \text { to } 64 \\ \text { or } \\ \text { FFH } \end{gathered}$ |  |  |
| n2 | The offset value of the automatic updated buffer of the intelligent device station specified by the master station or the random access buffer. <br> The head address to write to is designated relative to the head address of the automatic updated buffer. <br> An example: To write data to the address 356н of the buffer memory, which starts at address 350 H , the value 6 H must be specified at n2. | Between 0 and the max. value set in the parameters. |  |  |
| d | First address of the area where the write data is stored. | Within the range of the specified device |  | Address |
| n3 | Number of points to write (unit: words) | 1 to 4096 |  | BIN 16-bit |

## Functions Write to automatic updating buffer memory RITO Data write

The RITO instruction moves data from the device memory of the PLC CPU to the automatic updating buffer memory in the master station. The data is than transferred to another station on CC-Link.
The data is specified by the head address (d) and the number of words (n3). The destination in the master-station is designated by n 1 (equals the station number of the station where the data is finally send to) and n2 (head address of the automatic updating buffer memory in the master station). The head I/O number of the master station is specified in Un.

The function of the RITO instruction is explained in the following figure:


The RITO instruction cannot be executed at more than one station for the same intelligent device station.

Up to 4096 words may be written by the RITO instruction.
The assignment of the automatic updated buffers is performed using the „station information settings" of the network parameters of the GX Works2 or GX IEC Developer.
Operation In the following cases an operation error occurs, the error flag SM0 is set, and an error code is Error stored in SD0:

- When the module specified by Un is not an intelligent function module or a special function module. (Error code: 2112)
- When an attempt was made to execute an unsupported instruction. (Error code: 4002)
- When the number of devices in the instruction is incorrect. (Error code: 4003)
- When the instruction specifies a device that cannot be used. (Error code: 4004)
- When the station number specified at n 1 does not exist. (Error code: 4100)
- When the number of words to write specified in n 3 is outside of the setting range.
(Error code: 4100)

RITO
When the input X 0 is set, the contents of 10 data registers (D0 to D10) is moved to the automatic updated buffer memory for the station set to station number 1 in the master module. This buffer begins at the address 300 H . The data is stored from address 400 H onward (offset $=100$ ).


### 12.5.7 RIFR

CPU

| Basic | High <br> Performance | Process | Redundant | Universal | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices <br> (System, User) |  | FileRegister | MELSECNET/H Direct J $\square$ |  | Special <br> Function Module UCTGロ | $\begin{array}{\|c} \text { Index Register } \\ \mathbf{Z n} \end{array}$ | Constants <br> K, H (16\#) | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | - | - | - | - | - | - | - | - |
| n2 | $\bullet$ | - | $\bullet$ | - | - | - | - | - | - |
| n3 | $\bullet$ | - | - | - | - | - | - | $\bullet$ | - |
| d | - | - | - | - | - | - | - | - | - |

GX IEC
Developer


GX Works2


Variables

| Set Data | Meaning | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as 10 H ) | 0 to FEn | User | BIN 16-bit |
| n1 | Source of the data <br> - Specify the station number of the intelligent device station where data is read from. <br> - Specify „FFH", when data is to be read from the random access buffer. | $\begin{gathered} 1 \text { to } 64 \\ \text { or } \\ \text { FFH } \end{gathered}$ |  |  |
| n2 | The offset value of the automatic updated buffer of the intelligent device station specified by the master station or the random access buffer. <br> The head address for the data to read is designated relative to the head address of the automatic updated buffer. <br> An example: When reading should start at the address 356 H of the buffer memory, which starts at address 350 H , the value 6 H must be specified at n2. | Between 0 and the max. value set in the parameters |  |  |
| n3 | Number of points to read (unit: words) | 1 to 4096 |  |  |
| d | First address of the area where the read data will be stored. | Within the range of the specified device |  | Address |

## Functions Read from to automatic updating buffer memory RIFR Data read

The RIFR instruction moves data from the automatic updating buffer memory in the master station to the device memory of the PLC CPU. The storage area for this data is specified by the head address (d) and the number of words ( n 3 ). The source of the data is designated by the station number entered in n 1 and the offset for the automatic updating buffer memory of the master station (n2). The head I/O number of the master station is specified in Un.

The function of the RIFR instruction is explained in the following figure:


The RIFR instruction cannot be executed at more than one station for the same intelligent device station.

Up to 4096 words may be read by the RIFR instruction.
The assignment of the automatic updated buffers is performed using the „station information settings" of the network parameters of the GX Works2 or GX IEC Developer.

Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module. (Error code: 2112)
- When an attempt was made to execute an unsupported instruction. (Error code: 4002)
- When the number of devices in the instruction is incorrect. (Error code: 4003)
- When the instruction specifies a device that cannot be used. (Error code: 4004)
- When the station number specified at n 1 does not exist. (Error code: 4100)
- When the number of words to read specified in n3 is outside of the setting range.
(Error code: 4100)

RIFR
When the input XO is set, the following program reads the contents of 10 points of the automatic updated buffer set to station number 1 in the master module and stores this data in the PLC CPU to D0 and the successive registers. The automatic updated buffer begins at the address 300 H . Reading starts at the address 400 H (offset $=100$ ). The master module of CC-Link is allocated to the I/O numbers X/Y040 to X/Y41F.


## 13 Error Codes

### 13.1 Error code list

If an error occurs when the PLC is turned ON, set into RUN mode, or during operation, the selfdiagnostic functions of the CPU returns an error (LED indication or message on LED display) and store the error information in special relays (SM) and special registers (SD).
When an error occurs at communication request from a programming tool, intelligent function module, or network system to the CPU module, the CPU module returns the error code (4000H to 4FFFH) to the request source.
This section describes errors that may occur in the CPU module and corrective actions for the errors.

### 13.1.1 How to read the error code list

The following describes how to read section 13.2 "Error code list (1000 to 1999)" to section 13.8 "Error code list (7000 to 10000)". The list contains errors in QCPU and LCPU.

- Error code, common information, and individual information

The error code is stored in SD0. The common information is stored in SD5 to SD15. The individual information is stored in SD16 to SD26.

- Corresponding CPU
- QCPU: All the System Q series CPU modules
- Q00J/Q00/Q01: Basic model QCPU
- Qn(H): High Performance model QCPU
- QnPH: Process CPU
- QnPRH: Redundant CPU
- QnU: Universal model QCPU
- Q00UJ/Q00U/Q01U: Q00UJCPU, Q00UCPU, and Q01UCPU
- LCPU: All the L series CPU modules
- CPU module model: Only the specified model (Example: Q02UCPU, L26CPU-BT)


### 13.1.2 Types of error codes

There are two types of errors: errors detected by the self-diagnostic function of the CPU module and errors detected during communication with the CPU module.
The relation between the error detection pattern, error detection location and error code is shown in the following table.

| Error detection pattern | Error detection location | Error code | Reference |
| :---: | :---: | :---: | :---: |
| Detection by the self diagnostics function of CPU module | CPU module | 1000 to $1299{ }^{\text {1) }}$ | Sections 13.2 to 13.8 |
|  |  | 1300 to $10000{ }^{2)}$ |  |
| Detection at communication with CPU module | CPU module | 4000H to 4FFFH | Section 13.9 |
|  | Serial communication module | 7000H to 7FFFH | Manual of corresponding module |
|  | CC-Link module (including built-in CC-Link function module) | B000H to BFFFH |  |
|  | ETHERNET module (including built-in Ethernet function module) | C000H to CFFFFH |  |
|  | CC-Link IE field network module | D000H to DFFFH |  |
|  | CC-Link IE controller network | E000H to EFFFFH |  |
|  | MELSECNET/H network module | F000H to FFFFFH |  |

[^88]Errors that may cause the CPU module to stop the operation, e.g. RAM error. Errors that may allow the CPU module to continue the operation, e.g., battery error
or
Errors that may cause the CPU module to stop the operation, e.g., WDT error. For determination of the error level (i.e. whether the operation can be continued or stopped) refer to column "CPU status" in the error code lists of sections 13.2 to 13.8).

### 13.1.3 Clearing an error

An error can be cleared as far as the CPU module continues its operation regardless of the error.

1. Remove the error cause.
2. Store the error code to be cleared in SD50.
3. Turn on SM50.
4. The error is cleared.

When the error in the CPU module is cleared, the special relay and special register or LEDs relating to the error return to the status before the error. If the same error occurs after clearing the error, the error will be registered to the error history again.

When multiple annunciators are detected, only the first annunciator detected can be cleared. For details on clearing errors, refer to the following manual:

User's manual (Function Explanation, Program Fundamentals) for the CPU module used

### 13.2 Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1000 | MAIN CPU DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> ■ Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
|  | CPU UNIT DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always |  |  |  |  | LCPU |
| 1001 | MAIN CPU DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Universal model QCPU only: Accessed to outlying devices with the device range checks disabled (SM237 = 1). This error occurs only when BMOV, FMOV, and DFMOV instructions are executed. <br> ■ Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. <br> - Universal model QCPU only: Check the devices specified by BMOV, FMOV, and DFMOV instructions and correct the device settings. | OFF | Flicker | Stop | QCPU |
|  | CPU UNIT DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Accessed to outlying devices with the device range checks disabled (SM237 = 1). This error occurs only when BMOV, FMOV, and DFMOV instructions are executed. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. <br> - Check the devices specified by BMOV, FMOV, and DFMOV instructions and correct the device settings. |  |  |  | LCPU |
| 1002 1003 1004 | MAIN CPU DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
| 1002 1003 1004 | CPU UNIT DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always |  |  |  |  | LCPU |

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1005 | MAIN CPU DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
|  | MAIN CPU DOWN <br> Boot operation was performed in the transfer destination without formatting. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power-on | - Before performing boot operation by the parameter, select "Clear program memory" to clear the program memory. |  |  |  | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
|  | CPU UNIT DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. |  |  |  | LCPU |
| 1006 | MAIN CPU DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always |  | OFF | Flicker | STOP | QCPU |
|  | CPU UNIT DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always |  |  |  |  | LCPU |
| 1007 | MAIN CPU DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 1008 |  |  |  |  |  |  |

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1009 | MAIN CPU DOWN <br> - The voltage waveform that is outside the specification is applied to the power supply module, and an error is detected. <br> - A failure is detected on the power supply module, CPU module, main base unit, extension base unit or extension cable. <br> - When using the redundant base unit, the redundant power supply module failure in both systems and/or the redundant base unit failure are detected. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Correct the voltage waveform applied to the power supply module. <br> - Reset the CPU module and RUN it again. If the same error is detected again, it is considered that the power supply module, CPU module, main base unit, extension base unit or extension cable is faulty. Replace the defective component. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) Qn(H) (first 5 digits of serial No. is 04101 or higher) QnPH QnPRH QnU |
|  | CPU UNIT DOWN <br> - A failure is detected on the power supply module or CPU module. <br> - The voltage waveform that is outside the specification is applied to the power supply module, and an error is detected. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always | - Correct the voltage waveform applied to the power supply module. <br> - Reset the CPU module and run it again. If the same error code is displayed again, the cause is a hardware failure of the power supply module or CPU module. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | LCPU |
| 1010 | END NOT EXECUTE <br> Entire program was executed without the execution of an END instruction. <br> - When the END instruction is executed it is read as another instruction code, e.g. due to noise. <br> - The END instruction has been changed to another instruction code somehow. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 1020 | SFCP. END ERROR <br> - The SFC program cannot be normally terminated due to noise or any similar cause. <br> - The SFC program cannot be normally terminated for any other reason. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When SFC program is executed | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q00J/Q00/Q01 (Function version is $B$ or later) QnPH QnU LCPU |
| 1035 | MAIN CPU DOWN <br> Runaway or failure of CPU module. <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnU |
|  | CPU UNIT DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> ■ Diagnostic Timing <br> Always |  |  |  |  | LCPU |

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1036 | MAIN CPU DOWN <br> Runaway or failure of CPU module <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> ■ Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q50UDEHCPU Q100UDEHCPU |
| 1040 1041 1042 | CPU UNIT DOWN <br> Runaway or failure of CPU module (built-in I/O) <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | LCPU |
| 1101 | RAM ERROR <br> The sequence program storing program memory in the CPU module is faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At Reset/ When an END instruction executed | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 1102 | RAM ERROR <br> - The work area RAM in the CPU module is faulty. <br> - The standard RAM and extended RAM in the CPU module are faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At Reset/ When an END instruction executed |  | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | RAM ERROR <br> The device memory in the CPU module is faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Take noise reduction measures. <br> - When indexing is performed, check the value of index register to see if it is within the device range. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 1103 | RAM ERROR <br> - The device memory in the CPU module is faulty. <br> - The device out of range is accessed due to indexing, and the device for system is overwritten. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset/When an END instruction executed |  |  |  |  | Qn(H) (first 5 digits of serial No. is 08032 or higher) QnPH (first 5 digits of serial No. is 08032 or higher) QnPRH (first 5 digits of serial No. is 09012 or higher) |
| 1104 | RAM ERROR <br> The address RAM in the CPU module is faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |

Tab. 13-1: $\quad$ Error code list (1000 to 1999)

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Error code} \& \multirow[t]{2}{*}{Error Contents and Cause} \& \multirow[t]{2}{*}{Corrective Action} \& \multicolumn{2}{|l|}{LED Status} \& \multirow[t]{2}{*}{CPU Status} \& \multirow[t]{2}{*}{Corresponding CPU} \\
\hline \& \& \& RUN \& ERR. \& \& \\
\hline \multirow[b]{2}{*}{1105} \& \begin{tabular}{l}
RAM ERROR \\
The CPU memory in the CPU module is faulty. \\
- Collateral information \\
- Common Information: - \\
- Individual Information: - \\
- Diagnostic Timing \\
AT POWER ON/ AT RESET
\end{tabular} \& \multirow[t]{2}{*}{\begin{tabular}{l}
- Take noise reduction measures. \\
- Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative.
\end{tabular}} \& \multirow[t]{2}{*}{OFF} \& \multirow[t]{2}{*}{Flicker} \& \multirow[t]{2}{*}{Stop} \& \[
\begin{aligned}
\& \text { Q00J } \\
\& \text { Q00 } \\
\& \text { Q01 } \\
\& \text { QnU }
\end{aligned}
\] \\
\hline \& \begin{tabular}{l}
RAM ERROR \\
The CPU shared memory in the CPU module is faulty. \\
■ Collateral information \\
- Common Information: - \\
- Individual Information: - \\
- Diagnostic Timing \\
At power ON/ At reset
\end{tabular} \& \& \& \& \& Qn(H) (first 5 digits of serial No. is 04101 or higher) QnPH QnPRH QnU \\
\hline 1106 \& \begin{tabular}{l}
RAM ERROR \\
- The program memory in the CPU module is faulty. \\
■ Collateral information \\
- Common Information: - \\
- Individual Information: - \\
- Diagnostic Timing \\
STOP \(\rightarrow\) RUN/When an END instruction executed
\end{tabular} \& \begin{tabular}{l}
- Check the battery to see if it is dead or not. If dead, replace the battery. \\
- Take noise reduction measures. \\
- Format the program memory, write all files to the PLC, then reset the CPU module and RUN it again. \\
If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative.
\end{tabular} \& OFF \& Flicker \& Stop \& Qn(H)
QnPH (first 5
digits of serial
No. is 07032 or
higher)
QnPRH \\
\hline 1107 \& \begin{tabular}{l}
RAM ERROR \\
The work area RAM in the CPU module is faulty. \\
■ Collateral information \\
- Common Information: -
\end{tabular} \& \multirow[t]{3}{*}{This suggests a CPU module hardware fault. Contact your local Mitsubishi representative.} \& \multirow[t]{3}{*}{OFF} \& \multirow[t]{3}{*}{Flicker} \& \multirow[t]{3}{*}{Stop} \& QnPRH \\
\hline 1108 \& \begin{tabular}{l}
- Individual Information: - \\
- Diagnostic Timing \\
At power ON/ At reset
\end{tabular} \& \& \& \& \& Qn(H) (first 5 digits of serial No. is 08032 or higher) \\
\hline 1109 \& \begin{tabular}{l}
RAM ERROR \\
The work area RAM in the CPU module is faulty. \\
- Collateral information \\
- Common Information: - \\
- Individual Information: - \\
- Diagnostic Timing \\
Always
\end{tabular} \& \& \& \& \& QnPH (first 5 digits of serial No. is 08032 or higher) QnPRH (first 5 digits of serial No. is 09012 or higher) \\
\hline 1110 \& \begin{tabular}{l}
TRK. CIR. ERROR \\
A fault was detected by the initial check of the tracking hardware. \\
- Collateral information \\
- Common Information: - \\
- Individual Information: - \\
- Diagnostic Timing \\
Always
\end{tabular} \& \multirow[t]{2}{*}{This suggests a CPU module hardware fault. Contact your local Mitsubishi representative.} \& \multirow[t]{2}{*}{OFF} \& \multirow[t]{2}{*}{Flicker} \& \multirow[t]{2}{*}{Stop} \& \multirow[t]{2}{*}{QnPRH} \\
\hline 1111 \& \begin{tabular}{l}
TRK. CIR. ERROR \\
A tracking hardware fault was detected. \\
- Collateral information \\
- Common Information: - \\
- Individual Information: - \\
- Diagnostic Timing \\
At power ON/ At reset
\end{tabular} \& \& \& \& \& \\
\hline 1112

1113 \& \begin{tabular}{l}
TRK. CIR. ERROR <br>
A tracking hardware fault was detected during running. <br>
- The tracking cable was disconnected and reinserted without the standby system being powered off or reset. <br>
- The tracking cable is not secured by the connector fixing screws. <br>
- The error occurred at a startup since the redundant system startup procedure was not followed. <br>
- Collateral information <br>
- Common Information: - <br>
- Individual Information: - <br>
- Diagnostic Timing <br>
During running

 \& 

- Start after checking that the tracking cable is connected. If the same error is displayed again, the cause is the hardware fault of the tracking cable or CPU module. Contact your local Mitsubishi representative. <br>
- Confirm the redundant system startup procedure, and execute a startup again. For details, refer to the manual of the redundant system.
\end{tabular} \& OFF \& Flicker \& Stop \& QnPRH <br>

\hline
\end{tabular}

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1115 | TRK. CIR. ERROR <br> A fault was detected by the initial check of the tracking hardware. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | This suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH |
| 1116 | TRK. CIR. ERROR <br> A tracking hardware fault was detected during running. <br> - The tracking cable was disconnected and reinserted without the standby system being powered off or reset. <br> - The tracking cable is not secured by the connector fixing screws. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> During running | - Start after checking that the tracking cable is connected. If the same error is displayed again, the cause is the hardware fault of the tracking cable or CPU module. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. For details, refer to the manual of the redundant system. | OFF | Flicker | Stop | QnPRH |
| 1150 | RAM ERROR <br> The memory of the CPU module in the Multiple CPU high speed transmission area is faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{gathered} \text { QnU (except } \\ \text { QOOUJ-, Q00U-, } \\ \text { Q01U-and } \\ \text { Q02UCPU) } \end{gathered}$ |
| 1160 | RAM ERROR <br> The program memory in the CPU module is overwritten. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At program execution | - Take noise reduction measures. <br> - Format the program memory, write all files to the PLC, then reset the CPU module, and RUN it again. <br> If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 1161 | RAM ERROR <br> The data of the device memory built in the CPU module is overwritten. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At program execution | - Take noise reduction measures. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. |  |  |  |  |
| 1163 | RAM ERROR <br> Data in the program memory of the CPU module were overwritten. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Take noise reduction measures. <br> - For GX Works2, select "Transfer cache memory to program memory" in the Options dialog box. <br> - Format the program memory, write all files to the CPU module, and run it again. If the same error code is displayed again, the cause is a hardware failure of the CPU module. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnU |

Tab. 13-1: $\quad$ Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1164 | RAM ERROR <br> The destruction of the data stored in the standard RAM is detected. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Take noise reduction measures. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \text { Q10UD(E)H-, } \\ & \text { Q13UD(E)H-, } \\ & \text { Q20UD(E)H-, } \\ & \text { Q26UD(E)H- } \\ & \text { CPU } \\ & \text { L26CPU-BT } \end{aligned}$ |
| 1166 | RAM ERROR <br> The internal memory in the CPU module is faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always |  |  |  |  | $\begin{aligned} & \text { Q50UDEHCPU } \\ & \text { Q100UDEHCPU } \end{aligned}$ |
| 1170 | RAM ERROR <br> The RAM of the CPU module (built-in $\mathrm{I} / 0$ ) is faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> At power ON/ At reset |  |  |  |  | LCPU |
| 1171 | RAM ERROR <br> The RAM of the CPU module (built-in I/O) is faulty. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> Always | Take noise reduction measures. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop |  |
| 1172 | RAM ERROR <br> The RAM of the CPU module (built-in I/O) is faulty. <br> ■ Collateral information <br> - Common Information: - <br> - Individual Information: Failure information <br> - Diagnostic Timing <br> At power ON/ At reset | Take noise reduction measures. If the same error is displayed again, this suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | LCPU |
| 1200 | OPE. CIRCUIT ERR. <br> The operation circuit for index modification in the CPU module does not operate normally. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset | This suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 1201 | OPE. CIRCUIT ERR. <br> The hardware (logic) in the CPU module does not operate normally. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset |  |  |  |  |  |
| 1202 | OPE. CIRCUIT ERR. <br> The operation circuit for sequence processing in the CPU module does not operate normally. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset |  |  |  |  |  |

Tab. 13-1:
Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1203 | OPE. CIRCUIT ERR. <br> The operation circuit for index modification in the CPU module does not operate normally. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When an END instruction executed | This suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH |
| 1204 | OPE. CIRCUIT ERR. <br> The hardware (logic) in the CPU module does not operate normally. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed |  |  |  |  |  |
| 1205 | OPE. CIRCUIT ERR. <br> The operation circuit for sequence processing in the CPU module does not operate normally. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When an END instruction executed |  |  |  |  |  |
| 1300 | FUSE BREAK OFF <br> There is an output module with a blown fuse. <br> - Collateral information <br> - Common Information: Module No.(Slot No.); For Remote I/O network: Network No./Station No. <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check FUSE LED of the output modules and replace the module whose LED is lit. <br> (The module with a blown fuse can also be identified using the programming tool. Check the special registers SD1300 to SD1331 to see if the bit corresponding to the module is "1".) <br> - When a GOT is bus-connected to the main base unit or extension base unit, check the connection status of the extension cable and the earth status of the GOT. | OFF/ON | Flicker/ ON |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  |  | Check ERR. LED of the output modules and replace the module whose LED is lit. (The module with a blown fuse can also be identified using the programming tool. Check the special registers SD130 to SD137 to see if the bit corresponding to the module is "1".) |  |  |  | Q00J/Q00/Q01 |
| 1310 | I/O INT ERROR <br> An interruption has occurred although there is no interrupt module. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> During interrupt | Any of the mounted modules is experiencing a hardware fault. Therefore, check the mounted modules and change the faulty module. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
|  | I/O INT ERROR <br> An interruption has occurred although there is no interrupt module. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> During interrupt | Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |

Tab. 13-1:
Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1311 | I/O INT ERROR <br> An interrupt request from other than the interrupt module was detected. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> During interrupt | Take action so that an interrupt will not be issued from other than the interrupt module. | OFF | Flicker | Stop | Q00J/Q00/Q01 (Function version is $B$ or later) QnU |
|  | I/O INT ERROR <br> An interrupt request from the module where interrupt pointer setting has not been made in the PLC parameter dialog box was detected. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> During interrupt | - Correct the interrupt pointer setting in the PLC system setting of the PLC parameter dialog box. <br> - Take measures so that an interrupt is not issued from the module where the interrupt pointer setting in the PLC system setting of the PLC parameter dialog box has not been made. <br> Correct the interrupt setting of the network parameter. <br> Correct the interrupt setting of the intelligent function module buffer memory. <br> Correct the basic program of the QD51. |  |  |  | $\begin{aligned} & \hline \text { Qoov/Q00/Q01 } \\ & \text { (Version A) } \\ & \text { QnPRH } \\ & \text { QnU } \end{aligned}$ |
|  |  | - Correct the interrupt pointer setting in the PLC System tab of the PLC Parameter dialog box. <br> - Take measures not to issue an interruption from the modules where the interrupt pointer setting is not configured in the PLC System tab of the PLC Parameter dialog box. <br> - Correct the Interrupt Setting of the network parameter. <br> - Correct the interrupt setting of the intelligent function module buffer memory. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |
| 1320 | LAN CTRL.DOWN <br> The H/W self-diagnostics detected a LAN controller failure. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | This suggests a CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnU (with Builtin Ethernet port) LCPU |

Tab. 13-1:
Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1401 | SP. UNIT DOWN <br> - There was no response from the intelligent function module/special function module in the initial processing. <br> - The size of the buffer memory of the intelligent function module/special function module is invalid. <br> - An unsupported module is mounted. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset/When intelligent function module is accessed | - When the unsupported module is mounted, remove it. <br> - When the corresponding module is supported, this suggests a hardware fault of the intelligent function module/special function module, CPU module and/or base unit. Contact your local Mitsubishi representative. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be selected for each intelli- gent func- tion module by the parame- ters) | QCPU |
|  | SP. UNIT DOWN <br> - There was no response from the intelligent function module in the initial processing. <br> - The size of the buffer memory of the intelligent function module is invalid. <br> - There was no response from the intelligent function module. <br> - The start I/O No. of the targeted intelligent function module is stored as a common information upon error. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset/When intelligent function module is accessed | Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |
| 1402 | SP. UNIT DOWN <br> The intelligent function module/special function module was accessed in the program, but there was no response. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When an intelligent function module access instruction is executed | This suggests a hardware fault of the intelligent function module/special function module, CPU module and/or base unit. <br> Contact your local Mitsubishi representative. | OFF/ON | $\begin{gathered} \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be selected for each intelli- gent func- tion module by the parame- ters) | QCPU |
|  | SP. UNIT DOWN <br> The intelligent function module was accessed in the program, but there was no response. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When an intelligent function module access instruction is executed | Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1403 | SP. UNIT DOWN <br> An unsupported module is mounted. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction is executed | - When the unsupported module is mounted, remove it. <br> - When the corresponding module is supported, this suggests a hardware fault of the intelligent function module/special function module, CPU module and/or base unit. Contact your local Mitsubishi representative. Contact your local Mitsubishi representative. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be selected for each intelligent function module by the | QCPU |
|  | SP. UNIT DOWN <br> - There was no response from the intelligent function module/special function module when the END instruction is executed. <br> - An error is detected at the intelligent function module/special function module. <br> - The I/O module (intelligent function module/ special function module) is nearly removed, completely removed, or mounted during running. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | The CPU module, base module and/or the intelligent function module/special function module that was accessed is experiencing a hardware fault. <br> Contact your local Mitsubishi representative. |  |  | parame ters) |  |
|  | SP. UNIT DOWN <br> - There was no response from the intelligent function module when the END instruction is executed. <br> - An error is detected at the intelligent function module. <br> - The I/O module (intelligent function module/ special function module) is nearly removed, completely removed, or mounted during running. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |
| 1411 | CONTROL-BUS ERR. <br> When performing a parameter I/O allocation the intelligent function module/special function module could not be accessed during initial communications. <br> (On error occurring, the head I/O number of the corresponding intelligent function module/special function module is stored in the common information.) <br> ■ Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module/special function module, CPU module or base unit is faulty. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
| 1412 | CONTROL-BUS ERR. <br> The FROM/TO instruction is not executable, due to a control bus error with the intelligent function module/special function module. <br> (On error occurring, the program error location is stored in the individual information.) <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> - Diagnostic Timing <br> During execution of FROM/TO instruction set | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module/special function module, CPU module or base unit is faulty. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |

Tab. 13-1:
Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1413 | CONTROL-BUS ERR. <br> In a multiple CPU system, a CPU module incompatible with the multiple CPU system is mounted. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Remove the CPU module incompatible with the multiple CPU system from the main base unit, or replace the CPU module with a CPU module compatible with the multiple CPU system. <br> - The intelligent function module, CPU module or base unit is faulty. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is B or later) Qn(H) (Function version is B or later) QnPH |
|  | CONTROL-BUS ERR. <br> - Self-diagnostic error in the system bus <br> - Self-diagnostic error in the CPU module <br> - In a multiple CPU system, the control CPU setting of other CPUs, configured in the I/O Assignment tab of the PLC Parameter dialog box, differs from that of CPU No.1. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. <br> Contact your local Mitsubishi representative. <br> - Reconfigure the control CPU setting of other CPUs so that it can be the same as that of CPU No.1. |  |  |  | QCPU |
| 1414 | CONTROL-BUS ERR. <br> - Fault of a loaded module was detected. <br> - In a multiple CPU system, a CPU module incompatible with the multiple CPU system is mounted. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Remove the CPU module incompatible with the multiple CPU system from the main base unit, or replace the CPU module with a CPU module compatible with the multiple CPU system. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU |
|  | CONTROL-BUS ERR. <br> An error is detected on the system bus. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. <br> Contact your local Mitsubishi representative. |  |  |  | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| 1415 | CONTROL-BUS ERR. <br> Fault of the main or extension base unit was detected. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q00J/Q00/Q01 Qn(H) (Function version is $B$ or later) QnPH QnPRH QnU |
|  | CONTROL-BUS ERR. <br> Fault of the main or extension base unit was detected. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset/When an END instruction executed |  |  |  |  | Qn(H) (first 5 digits of serial No. is 08032 or higher) QnPH (first 5 digits of serial No. is 08032 or higher) |

Tab. 13-1:
Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1416 | CONTROL-BUS ERR. <br> System bus fault was detected at power-on or reset. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnU |
|  | CONTROL-BUS ERR. <br> In a multiple CPU system, a bus fault was detected at power-on or reset. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset |  |  |  |  | Q00/Q01 (Function version is B or later) QnU |
| 1417 | CONTROL-BUS ERR. <br> A reset signal error was detected on the system bus. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH |
| 1418 | CONTROL-BUS ERR. <br> In the redundant system, at power-on/reset or switching system, the control system cannot access the extension base unit since it failed to acquire the access right. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset/At Switching execution | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module, the Q6 $\square \mathrm{WRB}$, or hardware of extension cable is faulty. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH (first 5 digits of serial No. is 09012 or higher) |

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1430 | MULTI-C.BUS ERR. <br> The error of host CPU is detected in the Multiple CPU high speed bus. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnU (except QOOUJ-, QOOU-, Q01U- and Q02UCPU) |
| 1431 | MULTI-C.BUS ERR. <br> The communication error with other CPU is detected in the Multiple CPU high speed bus. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. <br> Contact your local Mitsubishi representative. |  |  |  |  |
| 1432 | MULTI-C.BUS ERR. <br> The communication time out with other CPU is detected in the Multiple CPU high speed bus. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. <br> Contact your local Mitsubishi representative. |  |  |  |  |
| 1433 | MULTI-C.BUS ERR. <br> The communication error with other CPU is detected in the Multiple CPU high speed bus. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Take noise reduction measures. <br> - Check the main base unit mounting status of the CPU module. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative. |  |  |  |  |
| 1434 |  |  |  |  |  |  |
| 1435 |  |  |  |  |  |  |
| 1436 | MULTI-C.BUS ERR. <br> The error of the Multiple CPU high speed main base unit is detected. (The error of the Multiple CPU high speed bus is detected.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. <br> Contact your local Mitsubishi representative. |  |  |  |  |
| 1437 |  | - Take noise reduction measures. <br> - Check the main base unit mounting status of the CPU module. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative. |  |  |  |  |
| 1439 | MULTI-C.BUS ERR. <br> An error of the multiple CPU high speed main base unit was detected. (An error of the multiple CPU high speed bus was detected.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop |  |
| 1500 | AC DOWN <br> A momentary power supply interruption has occurred. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> Always | Check the power supply. | ON | OFF | Continue |  |

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1510 | SINGLE PS. DOWN <br> The power supply voltage of either of redundant power supply modules on the redundant base unit dropped. <br> - Collateral information <br> - Common Information: Base No. / Nr. des Netzteils <br> - Individual Information: - <br> - Diagnostic Timing Always | Check the power supplied to the redundant power supply modules mounted on the redundant base unit. | ON | ON | Continue | Qn(H) (first 5 digits of serial No. is 04101 or higher) <br> QnPH (first 5 digits of serial No. is 04101 or higher) QnPRH <br> QnU (except |
| 1520 | SINGLE PS. ERROR <br> On the redundant base unit, a damaged redundant power supply module was detected. <br> - Collateral information <br> - Common Information: Base No. / Nr. des Netzteils <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Hardware fault of the redundant power supply module. <br> Contact your local Mitsubishi representative. |  |  |  | and Q01UCPU) |
| 1600 | BATTERY ERROR <br> - The battery voltage in the CPU module has dropped below stipulated level. <br> - The lead connector of the CPU module battery is not connected. <br> - The lead connector of the CPU module battery is not securely engaged. <br> - Collateral information <br> - Common Information: Drive Name <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Change the battery. <br> - If the battery is for program memory, standard RAM or for the back-up power function, install a lead connector. <br> - Check the lead connector of the CPU module for looseness. Firmly engage the connector if it is loose. <br> NOTE: <br> When this error occurs, the BAT. LED of the CPU module is lit too. | ON | OFF | Continue | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 1601 | BATTERY ERROR <br> Voltage of the battery on memory card has dropped below stipulated level. <br> - Collateral information <br> - Common Information: Drive Name <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Change the battery. <br> NOTE: <br> When this error occurs, the BAT. LED of the CPU module is lit too. |  |  |  | Qn(H) QnPH QnPRH QnU (except QooUJCPU, QooUCPU, and Q01UCPU) |
| 1610 | FLASH ROM ERROR] <br> The number of writing to flash ROM (standard ROM and system securement area) exceeds 100,000 times. <br> (Number of writings $=100,000$ times max.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> When writing to ROM | Change the CPU module. | ON | ON | Continue | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-1: Error code list (1000 to 1999)

| Error code | Error Contents and Cause | Corrective Action | LED Status |  | CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 1700 | BUS TIMEOUT ERROR <br> An error was detected on the system bus. <br> - Self-diagnosis error of the system bus <br> - Self-diagnosis error of the CPU module <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. | OFF | Flicker | STOP | LCPU |
| 1710 | UNIT BUS ERROR <br> - An error was detected on the system bus. <br> - An error was detected in the connected module. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always |  |  |  |  |  |
| 1720 | END COVER ERROR <br> A failure was detected on the END cover. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power-ON/At reset/When an END instruction executed | - Replace the END cover <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  |  |
| 1730 | SYSTEM RST ERROR <br> An error was detected on the system bus. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power-ON/At reset |  |  |  |  |  |

Tab. 13-1: Error code list (1000 to 1999)

### 13.3 Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2000 | UNIT VERFIY ERR. <br> In a multiple CPU system, a CPU module incompatible with the multiple CPU system is mounted. <br> - Collateral information <br> - Common Information: Module No. (Slot No.); For Remote I/O network: Network No./Station No. <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed | Replace the CPU module incompatible with the multiple CPU system with a CPU module compatible with the multiple CPU system. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/Continue(can be setin theparametersat erroroccur-rence) | Qn(H) (Function version is B or later) QnPH |
|  | UNIT VERFIY ERR. <br> The I/O module status is different from the I/O module information at power ON. <br> I/O module (or intelligent function module) is not installed properly or installed on the base unit. <br> - Collateral information <br> - Common Information: <br> Module No. (Slot No.); For Remote I/O network: Network No./Station No. <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When an END instruction executed | - Read the error common information at the programming tool, and check and/or change the module that corresponds to the numerical value (module number) there. <br> - Alternatively, monitor special registers SD150 to SD157 using the programming tool, and check and replace the module where the bit of its data is " 1 ". |  |  |  | Q00J/Q00/Q01 |
|  | UNIT VERFIY ERR. <br> The I/O module status is different from the I/O module information at power ON. <br> I/O module (or intelligent function module/special function module) not installed properly or installed on the base unit. <br> ■ Collateral information <br> - Common Information: Module No. (Slot No.); For Remote I/O network: Network No./Station No. <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed | - Read the error common information at the programming tool, and check and/or change the module that corresponds to the numerical value (module number) there. <br> - Alternatively, monitor special registers SD1400 to SD1431 using the programming tool and change the output module whose bit has a value of "1". <br> - When a GOT is bus-connected to the main base unit or extension base unit, check the connection status of the extension cable and the grounding status of the GOT. |  |  |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| 2001 | UNIT VERFIY ERR. <br> During operation, a module was mounted on the slot where the empty setting of the CPU module was made. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed | During operation, do not mount a module on the slot where the empty setting of the CPU module was made. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | Q00J/Q00/Q01 (Function version is $B$ or later) QnU |
| 2010 | BASE LAY ERROR <br> - More than applicable number of extension base units have been used. <br> - When a GOT was bus-connected, the CPU module was reset while the power of the GOT was OFF. <br> - Collateral information <br> - Common Information: Base No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Use the allowable number of extension base units or less. <br> - Power on the Progammable Controller and GOT again. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function <br> version is $B$ or <br> later) <br> QnPRH <br> QOOUJ-, QOOU-, <br> Q01U- and <br> Q02UCPU) |
| 2011 | BASE LAY ERROR <br> The QA1S6 $\square \mathrm{B}$, QA6 $\square \mathrm{B}$ or QA6ADP+A5 $\square \mathrm{B} /$ $\mathrm{A} 6 \square \mathrm{~B}$ was used as the base unit. <br> - Collateral information <br> - Common Information: Base No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Do not use the QA1S6 $\square \mathrm{B}$, QA6 $\square \mathrm{B}$ and QA6ADP $+A 5 \square B / A 6 \square B$ as the base unit. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is B or later) QnPH QnPRH QnU |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2012 | BASE LAY ERROR <br> - The GOT is bus-connected to the main base unit of the redundant system. <br> The following errors are detected in the CPU redundant system compatible with the extension base unit. <br> - The base unit other than the Q6 $\square$ WRB is connected to the extension stage No.1. <br> - The base unit is connected to any one of the extension stages No. 2 to No.7, although the Q6 $\square$ WRB does not exist in the extension stage No.1. <br> - The other system CPU module is incompatible with the extension base unit. <br> - The Q5 $\square \mathrm{B}, \mathrm{QA1S6} \square \mathrm{~B}, \mathrm{QA6} \square \mathrm{~B}$ or QA6ADP $+A 5 \square B / A 6 \square B$ is connected. <br> - The number of slots of the main base unit for both systems is different. <br> - Information of the Q6 $\square$ WRB cannot be read correctly. <br> ■ Collateral information <br> - Common Information: Base No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Remove a bus connection cable for GOT connection connected to the main base unit. <br> - Use the Q6 $\square$ WRB (fixed to the extension stage No.1) <br> - Use the CPU module compatible with the extension base unit for the other system. <br> - Do not use the Q5 $\square \mathrm{B}, \mathrm{QA1S6} \square \mathrm{~B}, \mathrm{QA6} \square \mathrm{~B}$ or QA6ADP $+A 5 B / A 6 \square B$ for the base unit. <br> - Use the main base unit which has the same number of slots. <br> - Hardware failure of the Q6 $\square$ WRB. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH (first 5 digits of serial No. is 09012 or higher) |
| 2013 | BASE LAY ERROR <br> Stage number of the Q6 $\square$ WRB is recognized as other than extension stage No. 1 in the redundant system. <br> - Collateral information <br> - Common Information: Base No. <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset | Hardware failure of the Q6 $\square$ WRB. Contact your local Mitsubishi representative. |  |  |  |  |
| 2020 | EXT.CABLE ERR.] <br> The following errors are detected in the redundant system. <br> - At power-on/reset, the standby system has detected the error in the path between the control system and the Q6 $\square$ WRB. <br> - The standby system has detected the error in the path between the host system CPU and the Q6 $\square W R B$ at END processing. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset/When an END instruction executed | Check to see if the extension cable between the main base unit and the Q6 $\square$ WRB is connected correctly. <br> If not, connect it after turning OFF the main base unit where the extension cable will be connected. If the cable is connected correctly, hardware of the CPU module, Q6 $\square \mathrm{WRB}$, or extension cable is faulty. <br> Contact your local Mitsubishi representative. |  |  |  |  |
| 2030 | NO END COVER <br> No end cover. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Attach an END cover <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. | OFF | Flicker | STOP | LCPU |
| 2031 | NO END COVER <br> No end cover. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed |  |  |  |  |  |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU <br> status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2040 | UNIT BAD CONNECT <br> - The I/O module status is different from that obtained at power-on. <br> - The I/O module (including the intelligent function module) is nearly disconnected or is completely disconnected during running. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Read common information of the error using the programming tool to identify the numeric value (module No.). Check the module corresponding to the value and replace it as necessary. <br> - Monitor SD1400 to SD1431 using the programming tool to identify the module of which data bit is "1". Check the module and replace it as necessary. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. | OFF | Flicker | STOP | LCPU |
| 2100 | SP. UNIT LAY ERR. <br> The slot to which the QI60 is mounted is set to other than Inteli (intelligent function module) or Interrupt (interrupt module) in the I/O assignment of PLC parameter. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Make setting again to match the PLC parameter I/O assignment with the actual loading status. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH |
|  | SP. UNIT LAY ERR. <br> Wrong I/O assignment setting of PLC parameter: <br> - In the I/O assignment setting of PLC parameter, Inteli (intelligent function module) was allocated to an I/O module or vice versa. <br> - In the I/O assignment setting of PLC parameter, a module other than CPU (or nothing) was allocated to the location of a CPU module or vice versa. <br> - In the I/O assignment setting of the PLC parameter, switch setting was made to the module that has no switch setting. <br> - In the I/O assignment setting of the PLC parameter dialog box, the number of points assigned to the intelligent function module is less than the number of points of the mounted module. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Make the PLC parameter's I/O assignment setting again so it is consistent with the actual status of the intelligent function module and the CPU module. <br> - Delete the switch setting in the I/O assignment setting of the PLC parameter. |  |  |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  | SP. UNIT LAY ERR. <br> Wrong I/O assignment setting of PLC parameter: <br> - In the I/O assignment setting of PLC parameter, Inteli (intelligent function module) was allocated to an I/O module or vice versa. <br> - In the I/O assignment setting of PLC parameter, a module other than CPU (or nothing) was allocated to the location of a CPU module or vice versa. <br> - In the I/O assignment setting of the PLC parameter dialog box, the number of points assigned to the intelligent function module is less than the number of points of the mounted module. <br> ■ Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reset the parameter I/O allocation setting to conform to the actual status of the intelligent function module and the CPU module. |  |  |  | Q00J/Q00/Q01 |

Tab. 13-2:
Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{gathered} \text { CPU } \\ \text { status } \end{gathered}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2100 | SP. UNIT LAY ERR. <br> Wrong I/O assignment setting of PLC parameter: <br> - In the I/O assignment setting of PLC parameter, an intelligent function module was allocated to an I/O module or vice versa. <br> - In the I/O assignment setting of the PLC parameter dialog box, the number of points assigned to the intelligent function module is less than the number of points of the mounted module. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Set the parameter again in the I/O Assignment tab of the PLC Parameter dialog box according to the CPU module mounted. <br> - Delete the switch setting. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | LCPU |
| 2101 | SP. UNIT LAY ERR. <br> 13 or more A-series special function modules (except for the A1SI61) that can initiate an interrupt to the CPU module have been installed. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reduce the A series special function modules (except the A1SI61) that can make an interrupt start to the CPU module to 12 or less. | OFF | Flicker | Stop | Qn(H) |
| 2102 | SP. UNIT LAY ERR. <br> Seven or more A1SD51S have been installed. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Keep the number of A1SD51S to six or fewer. | OFF | Flicker | Stop | Qn(H) |
| 2103 | SP. UNIT LAY ERR. <br> - Two or more QI60/A1SD51S modules are mounted in a single CPU system. <br> - Two or more QI60/A1SD51S modules are set to the same control CPU in a multiple CPU system. <br> - Two or more A1SD51S modules are loaded in a multiple CPU system. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the number of Q160/A1SD51S modules mounted in the single CPU system to one. <br> - Change the number of QI60/A1SD51S modules set to the same control CPU to only one in the multiple CPU system. <br> - Reduce the number of A1SD51S modules to only one in the multiple CPU system. When using an interrupt module with each QCPU in a multiple CPU system, replace it with the Q160. (Use one A1SI61 module + max. three Q160 modules or only the Q160 modules.) | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH |
|  | SP. UNIT LAY ERR. <br> Two or more Q160, A1SD51S interrupt modules have been mounted. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset | Install only one QI60, A1SD51S module. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPRH } \end{aligned}$ |
|  | SP. UNIT LAY ERR. <br> Two or more QI60 modules are mounted. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Install only one Q160 module. | OFF | Flicker | Stop | Q00J/Q00/Q01 (first 5 digits of serial No. is 04101 or higher) |
|  | SP. UNIT LAY ERR. <br> Two or more Q160 modules where interrupt pointer setting has not been made are mounted. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Install only one Q160 module. <br> - Make interrupt pointer setting to the second QI60 module and later. | OFF | Flicker | Stop | Q00J/Q00/Q01 (Function version is $B$ or later) QnU |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2106 | SP. UNIT LAY ERR. <br> - Two or more MELSECNET/H and CC-Link IE controller network modules are mounted. <br> - Two or more Ethernet modules are mounted. <br> - Collateral information <br> - Common Information: Module No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the number of MELSECNET/H or CCLink IE controller network modules to one. <br> - Reduce the number of Ethernet modules to one. | OFF | Flicker | Stop | QOOUJ |
|  | SP. UNIT LAY ERR. <br> - Two or more MELSECNET/H and CC-Link IE controller network modules are mounted in the entire system. <br> - Two or more Ethernet modules are mounted in the entire system. <br> ■ Collateral information <br> - Common Information: Module No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the number of MELSECNET/H or CCLink IE controller network modules to one in the entire system. <br> - Reduce the number of Ethernet modules to one in the entire system. | OFF | Flicker | Stop | Q00U/Q01U |
|  | SP. UNIT LAY ERR. <br> - Three or more MELSECNET/H and CC-Link IE controller network modules in total are mounted in the entire system. <br> - Three or more Ethernet interface modules are mounted in the entire system. <br> ■ Collateral information <br> - Common Information: Module No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the MELSECNET/H and CC-Link IE controller network modules up to two or less in the entire system. <br> - Reduce the Ethernet interface modules up to two or less in the entire system. | OFF | Flicker | Stop | Q02U |
|  | SP. UNIT LAY ERR. <br> - Five or more MELSECNET/H and CC-Link IE controller network modules in total are mounted in the entire system. <br> - Five or more Ethernet interface modules are mounted in the entire system. <br> - Collateral information <br> - Common Information: Module No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the MELSECNET/H and CC-Link IE controller network modules up to four or less in the entire system. <br> - Reduce the Ethernet interface modules up to four or less in the entire system. | OFF | Flicker | Stop | $\begin{gathered} \text { QnU (except } \\ \text { QOOUJ-, Q00U-, } \\ \text { Q01U and, } \\ \text { Q02UCPU) } \end{gathered}$ |
|  | SP. UNIT LAY ERR. <br> - Three or more CC-Link IE controller network modules are mounted in the entire system. <br> - Five or more MELSECNET/H and CC-Link IE controller network modules in total are mounted in the entire system. <br> - Collateral information <br> - Common Information: Module No. <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the CC-Link IE controller network modules up to two or less in the entire system. <br> - Reduce the total number of the MELSECNET/ H and CC-Link IE controller network modules up to four or less in the entire system. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No. is 10042 or higher) QnPH (first 5 digits of serial No. is 10042 or higher) QnPRH (first 5 digits of serial No. is 10042 or higher) |
|  | SP. UNIT LAY ERR. <br> - Five or more MELSECNET/H modules have been installed. <br> - Five or more Ethernet interface modules have been installed. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the number of MELSECNET/H modules to four or less. <br> - Reduce the number of Ethernet modules to four or less. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |

Tab. 13-2:
Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2106 | SP. UNIT LAY ERR. <br> - Two or more MELSECNET/H modules were installed. <br> - Two or more Ethernet modules were installed. <br> - Three or more CC-Link modules were installed. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the MELSECNET/H modules to one. <br> - Reduce the Ethernet modules to one. <br> - Reduce the CC-Link modules to two or less. | OFF | Flicker | Stop | Q00J/Q00/Q01 |
|  | SP. UNIT LAY ERR. <br> - The same network number or same station number is duplicated in the MELSECNET/H network system. <br> - Collateral information <br> - Common Information: Module No. (Steckplatz) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Check the network number and station number. | OFF | Flicker | Stop | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| 2107 | SP. UNIT LAY ERR. <br> The start X/Y set in the PLC parameter's I/O assignment settings is overlapped with the one for another module. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Make the PLC parameter's I/O assignment setting again so it is consistent with the actual status of the intelligent function module/special function modules. | OFF | Flicker | Stop | QCPU |
|  | SP. UNIT LAY ERR. <br> The start X/Y set in the PLC parameter's I/O assignment settings is overlapped with the one for another module. <br> ■ Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Configure the start $\mathrm{X} / \mathrm{Y}$ again in the $\mathrm{I} / 0$ Assignment tab of the PLC Parameter dialog box according to the intelligent function module and I/O modules connected. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |
| 2108 | SP. UNIT LAY ERR. <br> - Network module A1SJ71LP21, A1SJ71BR11, A1SJ71AP21, A1SJ71AR21, or A1SJ71AT21B dedicated for the A2USCPU has been installed. <br> - Network module A1SJ71QLP21 or A1SJ71QBR11 dedicated for the Q2ASCPU has been installed. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Replace the network module for the A2USCPU or the network module for the Q2ASCPU with the MELSECNET/H module. | OFF | Flicker | Stop | Qn(H) |

Tab. 13-2:
Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU <br> status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2110 | SP UNIT ERROR <br> - The location designated by the FROM/TO instruction set is not the intelligent function module/special function module. <br> - The module that does not include buffer memory has been specified by the FROM/TO instruction. <br> - The intelligent function module/special function module, Network module being accessed is faulty. <br> - Station not loaded was specified using the instruction whose target was the CPU share memory. <br> ■ Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed | - Read the individual information of the error using the programming tool, check the FROM/TO instruction that corresponds to that numerical value (program error location), and correct when necessary. <br> - The intelligent function module/special function module that was accessed is experiencing a hardware fault. Therefore, change the faulty module. Alternatively, contact your local Mitsubishi representative. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | $\begin{aligned} & \text { Q00J/Q00//Q01 } \\ & \text { Qn(H) } \\ & \text { (Function } \\ & \text { version is B or } \\ & \text { later) } \\ & \text { QnPH } \\ & \text { QnPRH } \\ & \text { QnU } \end{aligned}$ |
|  | SP UNIT ERROR <br> - The location designated by the FROM/TO instruction set is not the intelligent function module. <br> - The module that does not include buffer memory has been specified by the FROM/TO instruction. <br> - The intelligent function module being accessed is faulty. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed | - Read the individual information of the error using the programming tool, check the FROM/TO instruction that corresponds to that numerical value (program error location), and correct when necessary. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |
| 2111 | SP UNIT ERROR <br> - The location designated by a link direct device (J $\square \square$ ) is not a network module. <br> - The I/O module (intelligent function module/ special function module) was nearly removed, completely removed, or mounted during running. <br> ■ Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed. | - Read the individual information of the error using the programming tool, check the FROM/TO instruction that corresponds to that numerical value (program error location), and correct when necessary. <br> - The intelligent function module/special function module that was accessed is experiencing a hardware fault. Therefore, change the faulty module. Alternatively, contact your local Mitsubishi representative. | OFF/ON | Flicker/ | Stop/ Continue (can be set in the parameters at error occur- rence) | QCPU |
| 2112 | SP UNIT ERROR <br> - The module other than intelligent function module/special function module is specified by the intelligent function module/special function module dedicated instruction. Or, it is not the corresponding intelligent function module/special function module. <br> - There is no network No. specified by the network dedicated instruction. Or the relay target network does not exist. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> Diagnostic Timing <br> When instruction executed/STOP $\rightarrow$ RUN | Read the individual information of the error using the programming tool, and check the intelligent function module /special function module dedicated instruction (network instruction) that corresponds to the value (program error part) to make modification. | OFF/ON | $\begin{gathered} \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | QCPU |
|  | SP UNIT ERROR <br> - The module other than intelligent function module is specified by the intelligent function module dedicated instruction. Or, it is not the corresponding intelligent function module. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> - Diagnostic Timing <br> When instruction executed/STOP $\rightarrow$ RUN | - Read the individual information of the error using the programming tool to identify the numeric value (program error location). Check the intelligent function module dedicated instruction corresponding to the value and correct it as necessary. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |

Tab. 13-2:
Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{gathered} \text { CPU } \\ \text { status } \end{gathered}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2113 | SP UNIT ERROR <br> The module other than network module is specified by the network dedicated instruction. <br> - Collateral information <br> - Common Information: FFFFH (fixed) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed/STOP $\rightarrow$ RUN | Read the individual information of the error using the programming tool, and check the intelligent function module /special function module dedicated instruction (network instruction) that corresponds to the value (program error part) to make modification. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| 2114 | SP UNIT ERROR <br> An instruction, which on execution specifies other stations, has been used for specifying the host CPU. (An instruction that does not allow the host CPU to be specified). <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> - Diagnostic Timing <br> When instruction executed/STOP $\rightarrow$ RUN | Read the individual information of the error using the programming tool, check the program corresponding that value (program error location), and make correction. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | $\begin{gathered} \text { Stop/ } \\ \text { Continue } \end{gathered}$ | Q00J/Q00/Q01 <br> (Function <br> version is $B$ or <br> later) <br> Qn(H) <br> (Function version is $B$ or later) <br> QnPH <br> QnU |
| 2115 | SP UNIT ERROR <br> An instruction, which on execution specifies the host CPU, has been used for specifying other CPUs. (An instruction that does not allow other stations to be specified). <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed/STOP $\rightarrow$ RUN | Read the individual information of the error using the programming tool, check the program corresponding that value (program error location), and make correction. | OFF/ON | Flicker/ ON | $\begin{gathered} \text { Stop/ } \\ \text { Continue } \end{gathered}$ | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> Qn(H) (Function version is $B$ or later) QnPH |
| 2116 | SP UNIT ERROR <br> - An instruction that does not allow the intelligent function module under the control of another CPU to be specified is being used for a similar task. <br> - Instruction was executed for the A or QnA module under control of another CPU. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> - Diagnostic Timing <br> When instruction executed/STOP $\rightarrow$ RUN | Read the individual information of the error using the programming tool, check the program corresponding that value (program error location), and make correction. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | $\begin{gathered} \text { Stop/ } \\ \text { Continue } \end{gathered}$ | Q00J/Q00/Q01 <br> (Function <br> version is $B$ or later) <br> Qn(H) <br> (Function version is B or later) <br> QnPH <br> QnU |
| 2117 | SP UNIT ERROR <br> A CPU module that cannot be specified in the instruction dedicated to the multiple CPU system was specified. <br> ■ Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed/STOP $\rightarrow$ RUN | Read the individual information of the error using the programming tool, check the program corresponding that value (program error location), and make correction. | OFF/ON | Flicker/ | $\begin{gathered} \text { Stop/ } \\ \text { Continue } \end{gathered}$ |  |
| 2118 | SP UNIT ERROR <br> When the online module change setting is set to be "enabled" in the PLC parameter in a multiple CPU system, intelligent function module controlled by other CPU using the FROM instruction/ intelligent function module device (U $\square \backslash G \square$ ) is specified. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed | - When performing the online module change in a multiple CPU system, correct the program so that access will not be made to the intelligent function module controlled by the other CPU. <br> - When accessing the intelligent function module controlled by the other CPU in a multiple CPU system, set the online module change setting to be "disabled" by parameter. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | $\begin{gathered} \text { Stop/ } \\ \text { Continue } \end{gathered}$ | Qn(H) (Function version is B or later) QnPH QnU (excent QOOUJ-, QOOU-, QO1U and QO2UCPU) |

Tab. 13-2:
Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2120 | SP. UNIT LAY ERR. <br> The locations of an extension base unit is improper. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Check the location of the base unit. | OFF | Flicker | Stop | $\begin{aligned} & \text { Q00J/Q00/Q01 } \\ & (\text { Version A) } \\ & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| 2121 | SP. UNIT LAY ERR. <br> The CPU module is installed to other than the CPU slot and slots 0 to 2. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Check the loading position of the CPU module and reinstall it at the correct slot. | OFF | Flicker | Stop | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| 2122 | SP. UNIT LAY ERR. <br> The QA1S6 $\square \mathrm{B} / \mathrm{QA6} \square \mathrm{~B}$ or QA6ADP+A5 $\square \mathrm{B} /$ $A 6 \square B$ are used for the main base unit. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Replace the main base unit with a usable one. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2124 | SP. UNIT LAY ERR. <br> - A module is mounted on the 65th slot or later slot. <br> - A module is mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - A module is mounted on the slot whose number of I/O points exceeds 4096 points. <br> - A module is mounted on the slot whose number of I/O points strides 4096 points. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Remove the module mounted on the 65th slot or later slot. <br> - Remove the module mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - Remove the module mounted on the slot whose number of I/O points exceeds 4096 points. <br> - Replace the module with the one whose number of occupied points does not exceed 4096 points. | OFF | Flicker | Stop | Qn(H) QnPH QnPRH QnU (except QOOUJ., QooU-, Q01U and Q02UCPU) |
|  | SP. UNIT LAY ERR. <br> - A module is mounted on after the 25th slot (or after the 17th slot for the QOOUJCPU). <br> - A module is mounted on the slot whose number is later than the one set in the "Base setting" on the I/O assignment tab of PLC parameter in theprogramming tool. <br> - A module is mounted on the slot for which I/O points greater than 1024 (greater than 256 for the QOOUJCPU) is assigned. <br> - A module is mounted on the slot for which I/O points is assigned from less than 1024 to greater than 1024 (from less than 256 to greater than 256 for the Q00UJCPU). <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Remove the module mounted on after the 25th (or after the 17th slot for the QOOUJCPU). <br> - Remove the module mounted on the slot whose number is later than the one set in the "Base setting" on the I/O assignment tab of PLC parameter in the programming tool. <br> - Remove the module mounted on the slot for which I/O points greater than 1024 (greater than 256 for the QOOUJCPU) is assigned. <br> - Replace the end module with the one whose number of occupied points is within 1024 (within 256 for the Q00UJCPU). | OFF | Flicker | Stop | $\begin{gathered} \text { Q00UJ } \\ \text { Q00U/Q01U } \end{gathered}$ |
|  | SP. UNIT LAY ERR. <br> - A module is mounted on the 37 th slot or later slot. <br> - A module is mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - A module is mounted on the slot whose number of I/O points exceeds 2048 points. <br> - A module is mounted on the slot whose number of I/O points strides 2048 points <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Remove the module mounted on the 37th slot or later slot. <br> - Remove the module mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - Remove the module mounted on the slot whose number of I/O points exceeds 2048 points. <br> - Replace the module with the one whose number of occupied points does not exceed 2048 points. | OFF | Flicker | Stop | Q02U |
|  | SP. UNIT LAY ERR. <br> - A module is mounted on the 25th slot or later slot. (The 17th slot or later slot for the Q00JCPU.) <br> - A module is mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - A module is mounted on the slot whose number of I/O points exceeds 1024 points. (256 points for the QOOJCPU.) <br> - A module is mounted on the slot whose number of $\mathrm{I} / 0$ points strides 1024 points. (256 points for the Q00JCPU.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Remove the module mounted on the 25th slot or later slot. (The 17th slot or later slot for the Q00JCPU.) <br> - Remove the module mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - Remove the module mounted on the slot whose number of I/O points exceeds 1024 points. (256 points for the Q00J.) <br> - Replace the module with the one whose number of occupied points does not exceed 1024 points. ( 256 points for the Q00J.) überschreitet, gegen eines mit weniger E/As | OFF | Flicker | Stop | $\begin{gathered} \text { Q00J } \\ \text { Q00/Q01 } \end{gathered}$ |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2124 | SP. UNIT LAY ERR. <br> - The number of connectable modules has exceeded 10. <br> - A module is installed exceeding the I/O points of 4096. <br> - A module is installed crossing the I/O points of 4096 . <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the number of connectable modules to 10. <br> - Remove the module whose number of points exceeds 4096 points. <br> - Replace the module installed to at end with the one whose number of occupied points does not exceed 4096 points. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | L26CPU-BT |
|  | SP. UNIT LAY ERR. <br> - The number of connectable modules has exceeded 10. <br> - A module is installed exceeding the I/O points of 1024. <br> - A module is installed crossing the I/O points of 1024 . <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reduce the number of connectable modules to 10. <br> - Remove the module whose number of points exceeds 1024 points. <br> - Replace the module installed to at end with the one whose number of occupied points does not exceed 1024 points. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | L02CPU |
| 2125 | SP. UNIT LAY ERR. <br> - A module which the QCPU cannot recognise has been installed. <br> - There was no response from the intelligent function module/special function module. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Install a usable module The intelligent function module/special function module is experiencing a hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
|  | SP. UNIT LAY ERR. <br> - A module which the LCPU cannot recognise has been connected. <br> - There was no response from the intelligent function module. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Connect an applicable module. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, I/O module, intelligent function module, or END cover. Contact your local Mitsubishi representative. |  |  |  | LCPU |
| 2126 | SP. UNIT LAY ERR. <br> CPU module locations in a multiple CPU system are either of the following. <br> - There are empty slots between the QCPU and QCPU/motion controller. <br> - A module other than the High performance model QCPU/Process CPU (including the motion controller) is mounted on the lefthand side of the High performance model QCPU/Process CPU. <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: <br> - Diagnostic Timing <br> At power ON/ At reset | - Mount modules on the available slots so that the empty slots will be located on the righthand side of the CPU module. <br> - Remove the module mounted on the left-hand side of the High performance model QCPU/ Process CPU, and mount the High performance model QCPU/Process CPU on the empty slot. Mount the motion CPU on the right-hand side of the High performance model QCPU/ Process CPU. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH |
| 2128 | SP. UNIT LAY ERR. <br> An unusable module is mounted on the extension base unit in the redundant system. <br> - Collateral information <br> - Common Information: Module No. <br> - Individual Information: <br> - Diagnostic Timing <br> At power ON/ At reset | Remove the unusable module from the extension base unit. | OFF | Flicker | Stop | QnPRH (first 5 digits of serial No. is 09012 or later) |

Tab. 13-2:
Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2150 | SP.UNIT VER. ERR. <br> In a multiple CPU system, the control CPU of the intelligent function module incompatible with the multiple CPU system is set to other than CPU No. 1 . <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to progurammable controller | - Change the intelligent function module for the one compatible with the multiple CPU system. <br> - Change the setting of the control CPU of the intelligent function module incompatible with the multiple CPU system to CPU No.1. | OFF | Flicker | Stop | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { QnPH } \\ \text { QnU (except } \\ \text { Q00UJCPU) } \end{gathered}$ |
| 2151 | SP. UNIT LAY ERR. <br> Either of the following modules incompatible with the redundant system has been mounted in a redundant system. <br> - CC-Link IE controller network modules <br> - MELSECNET/H modules <br> - Ethernet modules <br> - Collateral information <br> - Common Information: Module No. (Slot No.) <br> - Individual Information: <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to progurammable controller | Use a module compatible with the redundant system. | OFF | Flicker | Stop | QnPRH |
| 2170 | SYSTEM LAY ERR. <br> - A module which the LCPU cannot recognize is connected. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Disconnect the module that cannot be recognized. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the cause is a hardware failure of the CPU module, $1 / 0 \mathrm{mod}$ ule, intelligent function module, or END cover. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | LCPU |
| 2200 | MISSING PARA. <br> There is no parameter file in the drive specified as valid parameter drive by the DIP switches. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Check and correct the valid parameter drive settings made by the DIP switches. <br> - Set the parameter file to the drive specified as valid parameter drive by the DIP switches. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
|  | MISSING PARA. <br> There is no parameter file at the program memory. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Set the parameter file to the program memory. |  |  |  | Q00J/Q00/Q01 |
|  | MISSING PARA. <br> Parameter file does not exist in all drives where parameters will be valid. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Set a parameter file in a drive to be valid. |  |  |  | QnU |
| 2200 | MISSING PARA. <br> There is no parameter file in the program memory. <br> - When using a parameter file in an SD memory card, the SD memory card is being disabled by SM606 (SD memory card forced disable instruction). <br> ■ Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Write parameter files to the program memory of the CPU module. <br> - Cancel the SD memory card forced disable instruction. | OFF | Flicker | Stop | LCPU |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2210 | BOOT ERROR <br> The contents of the boot file are incorrect. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Check the boot setting. | OFF | Flicker | Stop | Q00J/Q00/001 <br> (Function version is $B$ or later) <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| 2211 | BOOT ERROR <br> File formatting is failed at a boot. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reboot. <br> - CPU module hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{gathered} \text { Qn(H) } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 2213 | BOOT ERROR <br> The file was booted from the SD memory card to the program memory or standard ROM but it was not booted to the CPU module due to either of the following reasons. <br> - The passwords for the password 32 do not match between transfer source file and destination file. <br> - The password 32 is not configured for the transfer source file while it is configured for the destination file. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Check the setting of the password 32 for the transfer source file and destination files. <br> - Delete the boot setting from the parameter file of the SD memory card. | OFF | Flicker | Stop | LCPU |
| 2220 | RESTORE ERROR <br> The device information (number of points) backuped by the device data backup function is different from the number of device points of the PLC parameter. <br> After this error occurred, perform restore per power-on/reset until the number of device points is identical to the number of device points in the PLC parameter, or until the backup data is deleted. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Set the number of device points at the time of backup to the device point setting in [PLC parameter]. Then, turn ON from OFF power supply, or reset the CPU and cancel reset. <br> - Delete the backuped data, and turn ON from OFF power supply, or reset the CPU and cancel reset. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 2221 | RESTORE ERROR <br> The device information backuped by the device data backup function is incomplete. (Turning power supply OFF or reset is suspected.) Do not return the data when this error occurs. Also, delete the incomplete device information at the time of this error occurrence. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and run it again. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 2225 | RESTORE ERROR <br> The model name of the restoration destination CPU module is different from the one of the backup source CPU module. <br> ■ Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Execute a restore for the CPU module whose name is same as the backup source CPU module. | OFF | Flicker | Stop | QnU (first five digits of the serial number is 04101 or higher) LCPU |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2226 | RESTORE ERROR <br> - The backup data file is destroyed. (The content of the file is different from the check code.) <br> - Reading the backup data from the SRAM memory card is not successfully completed. <br> - Since the write protect switch of the SRAM card is set to on (write inhibited), the checked "Restore for the first time only" setting cannot be performed. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset | - Execute a restore of other backup data because the backup data may be destructed. <br> - Set the write protect switch of the SRAM card to off (write enabled). | OFF | Flicker | Stop | QnU (first five digits of the serial number is 04101 or higher) |
|  | RESTORE ERROR <br> - The backup data file is destroyed. (The content of the file is different from the check code.) <br> - Reading the backup data from the SD memory card is not successfully completed. <br> - Since the write protect switch of the SD card is set to on (write prohibited), the checked "Restore for the first time only" setting cannot be performed. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Restore with any other backup data because the backup data may have been corrupted. <br> - Set the write protect switch of the SD memory card to off (write-enabled). | OFF | Flicker | Stop | LCPU |
| 2227 | RESTORE ERROR <br> Writing the backup data to the restoration destination drive is not successfully completed. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Execute a restore for the other CPU module too because the CPU module may be damaged. | OFF | Flicker | Stop | QnU (first five digits of the serial number is 04101 or higher) LCPU |
| 2300 | ICM. OPE. ERROR <br> - A memory card was removed without turning on SM609 (Memory card remove/insert enable flag). <br> - A memory card was removed while SM600 (Memory card usable flags) is on. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> When memory card is inserted or removed | - Turn on SM609 (Memory card remove/insert enable flag) and then remove the memory card. <br> - Check that SM600 (Memory card usable flags) is off and then remove the memory card. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) QnPH QnPRH QnU (except QooUJ.-. QOOU- and QOIUCPU) |
|  | ICM. OPE. ERROR <br> - A memory card was removed without turning off the SD memory card lock switch. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> When memory card is inserted or removed | - Turn off the SD memory card lock switch first and then remove the memory card. |  |  |  | LCPU |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2301 | ICM. OPE. ERROR <br> - The memory card has not been formatted. <br> - Memory card format status is incorrect. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> When memory card is inserted or removed. | - Format memory card. <br> - Reformat memory card. <br> - If the memory card is a flash card, write data to the flash card in any of the following methods.: <br> 1) Write program memory to the ROM <br> 2) Write data to the CPU module (flash ROM <br> 3) Back up data to the flash card <br> 4)Write image data to an external device, such as a memory card writer. <br> - If the same error code is displayed again, the cause is a failure of the memory card. Contact your local Mitsubishi representative. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) QnPH QnPRH QnU (except QoOUJJ, QooU- and QOIUCPU) LCPU |
|  | ICM. OPE. ERROR <br> - The QCPU file does not exist in the Flash card. <br> ■ Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> When memory card is inserted or removed. | - Write the QCPU file to the Flash card |  |  |  | Qn(H) QnPH QnPRH QnU (except QooUJ., Qoou- and QOIUCPU) |
|  | ICM. OPE. ERROR <br> - SRAM card failure is detected. (It occurs when automatic format is not set.) <br> - Writing parameters was performed during setting file registers. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> When memory card is inserted or removed. | - Format SRAM card after changing battery of SRAM card. <br> - Write a parameter, which sets the file register at "Not available", in CPU, and then perform the operation. |  |  |  | $\begin{aligned} & \text { QnU (except } \\ & \text { Q00UJ-, QOOU- } \\ & \text { and Q01UCPU) } \end{aligned}$ |
| 2302 | ICM. OPE. ERROR <br> - A memory card that cannot be used with the CPU module has been installed. <br> - Collateral information <br> - Common Information: Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> When memory card is inserted or removed. | - Format memory card. <br> - Reformat memory card. <br> - Check memory card. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) QnPH QnPRH QnU (except QooUJ., Qoou- and QOIUCPU) |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2400 | FILE SET ERROR <br> Automatic write to standard ROM was performed on the CPU module that is incompatible with automatic write to standard ROM. <br> (Memory card where automatic write to standard ROM was selected in the boot file was fitted and the parameter enable drive was set to the memory card.) <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to programmable controller | - Execute automatic write to standard ROM on the CPU module which is compatible with automatic write to standard ROM. <br> - Using a programming tool, perform write of parameters and programs to standard ROM. <br> - Change the memory card for the one where automatic write to standard ROM has not been set, and perform boot operation from the memory card. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH |
|  | FILE SET ERROR <br> The file designated at the PLC file settings in the parameters cannot be found. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> At power ON/ At reset/At writing to programmable controller/STOP $\rightarrow$ RUN | - Read the individual information of the error using a programming tool, check to be sure that the parameter drive name and file name correspond to the numerical values there (parameter number), and correct. <br> - Create a file created using parameters, and load it to the CPU module. |  |  |  | QCPU |
|  | FILE SET ERROR <br> - The file specified with a parameter does not exist. <br> - When using a file in an SD memory card, the SD memory card is being disabled by SM606 (SD memory card forced disable instruction). <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to programmable controller/STOP $\rightarrow$ RUN | - Read the individual information of the error using the programming tool to identify the numeric value (parameter No.). Check the drive name and file name of the parameter corresponding to the value, and correct it as necessary. Create the specified file and write it to the CPU module. <br> - Cancel the SD memory card forced disable instruction. |  |  |  | LCPU |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2401 | FILE SET ERROR <br> Program memory capacity was exceeded by performing boot operation or automatic write to standard ROM. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to programmable controller | - Check and correct the parameters (boot setting). <br> - Delete unnecessary files in the program memory. <br> - Choose "Clear program memory" for boot in the parameter so that boot is started after the program memory is cleared. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH |
|  | FILE SET ERROR <br> Program memory capacity was exceeded by performing boot operation. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to programmable controller |  |  |  |  | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
|  | FILE SET ERROR <br> The file specified by parameters cannot be created. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to programmable controller | - Read the individual information of the error using a programming tool, check to be sure that the parameter drive name and file name correspond to the numerical values there (parameter number), and correct. <br> - Check the space remaining in the memory card. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | FILE SET ERROR <br> - Although setting is made to use the device data storage file, there is no empty capacity required for creating the device data storage file in the standard ROM. <br> - When the latch data backup function (to standard ROM) is used, there is no empty capacity required for storing backup data in standard ROM. (The parameter number "FFFFH" is displayed for the error individual information.) <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/ At reset/At writing to programmable controller/STOP $\rightarrow$ RUN | Secure the empty capacity of the standard ROM. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 2406 | FILE SET ERROR <br> - When the extended data register and extended link register are configured in the File Register Extended Setting in the Device tab of the PLC Parameter dialog box, the size of the file register file is smaller than that specified in the PLC File tab. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> STOP $\rightarrow$ RUN | - Correct the size for the file register file in the PLC File tab of the PLC Parameter dialog box. <br> - Correct the setting for the File Register Extended Setting in the Device tab of the PLC Parameter dialog box. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 2410 | FILE OPE. ERROR <br> - The specified program does not exist in the program memory. This error may occur when the ECALL, EFCALL, PSTOP, PSCAN, POFF or PLOW instruction is executed. <br> - The specified file does not exist. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed | - Read the individual information of the error using a programming tool, check to be sure that the program corresponds to the numerical values there (program location), and correct. <br> - Create a file created using parameters, and load it to the CPU module. <br> - In case a specified file does not exist, write the file to a target memory and/or check the file specified with the instruction again. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2411 | FILE OPE. ERROR <br> - The file is one which cannot be specified by the sequence program (such as comment file). <br> - The specified program exists in the program memory, but has not been registered in the program setting of the Parameter dialog box. This error may occur when the ECALL, EFCALL, PSTOP, PSCAN or POFF instruction is executed. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Program error location <br> - Diagnostic Timing <br> When instruction executed | Read the individual information of the error using a programming tool, check to be sure that the program corresponds to the numerical values there (program location), and correct. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 2412 | FILE OPE. ERROR <br> The SFC program file is one that cannot be designated by the sequence program. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Program error location <br> - Diagnostic Timing <br> When instruction executed | Read the individual information of the error using a programming tool, check to be sure that the program corresponds to the numerical values there (program location), and correct. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 2413 | FILE OPE. ERROR <br> Check to ensure that the designated file has not been write protected. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Program error location <br> ■ Diagnostic Timing <br> When instruction executed | - Read the individual information of the error using a programming tool, check to be sure that the program corresponds to the numerical values there (program location), and correct. <br> - Check to ensure that the designated file has not been write protected. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | $\begin{aligned} & \hline \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 2500 | CAN'T EXE. PRG. <br> - There is a program file that uses a device that is out of the range set in the PLC parameter device setting. <br> - After the PLC parameter setting is changed, only the parameter is written into the PLC. <br> - Although an SFC program exists, the step relay points is set to " 0 " in the Device tab of the PLC Parameter dialog box. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Read the common information of the error using a programming tool, check to be sure that the parameter device allocation setting and the program file device allocation correspond to the numerical values there (file name), and correct if necessary. <br> - Whenever a device setting is changed, write both the parameter and program file to the CPU module. <br> - To use the SFC program, set the step relay points to 8 k . | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | CAN'T EXE. PRG. <br> After the index modification of the PLC parameter is changed, only the parameter is written to the PLC. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | When the index modification of the PLC parameter is changed, batch-write the parameter and program file into the PLC. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2501 | CAN'T EXE. PRG. <br> There are multiple program files although "none" has been set at the PLC parameter program settings. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Edit the PLC parameter program setting to "yes". <br> - Alternatively, delete unneeded programs. | OFF | Flicker | Stop | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  | CAN'T EXE. PRG. <br> - There are three or more program files. <br> - The program name differs from the program contents. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Delete unnecessary program files. <br> - Match the program name with the program contents. | OFF | Flicker | Stop | Q00J/Q00/Q01 |
| 2502 | CAN'T EXE. PRG. <br> - The program file is incorrect. <br> - Alternatively, the file contents are not those of a sequence program. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Check whether the program version is ***.QPG, and check the file contents to be sure they are for a sequence program. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | CAN'T EXE. PRG. <br> The program file is not the one for the redundant CPU. <br> - Alternatively, the file contents are not those of a sequence program. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Create a program using GX Developer, GX IEC Developer or PX Developer for which the PLC type has been set to the redundant CPU (Q12PRH/Q25PRH), and write it to the CPU module. | OFF | Flicker | Stop | QnPRH |
| 2503 | CAN'T EXE. PRG. <br> There are no program files at all. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Check program configuration. <br> - Check parameters and program configuration. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 2504 | CAN'T EXE. PRG. <br> Two or more SFC normal programs or control programs have been designated. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Check program configuration. <br> - Check parameters and program configuration. | OFF | Flicker | Stop | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \\ \text { LCPU } \end{gathered}$ |
|  | CAN'T EXE. PRG. <br> There are two or more SFC programs. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Reduce the SFC programs to one. | OFF | Flicker | Stop | Q00J/Q00/Q01 (Function version is $B$ or later) |

Tab. 13-2: Error code list (2000 to 2999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 2700 | REMOTE PASS.FAIL <br> The count of remote password mismatches reached the upper limit. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Check for illegal accesses. If any illegal access is identified, take actions such as disabling communication of the connection. <br> If no illegal access is identified, clear the error and perform the following. (Clearing the error also clears the count of remote password mismatches.) <br> - Check if the remote password sent is correct. <br> - Check if the remote password has been locked. <br> - Check if concurrent access was made from multiple devices to one connection by UDP. <br> - Check if the upper limit of the remote password mismatch count is too low. | ON | ON | Continue | QnU with Builtin Ethernet port LCPU |
| 2710 | SNTP OPE.ERROR <br> Time setting failed when the programmable controller was powered ON or reset. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> When time setting function is executed. | - Check if the time setting function is set up correctly. <br> - Check if the specified SNTP server is operating normally, or if any failure has occurred on the network connected to the specified SNTP server computer. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | $\begin{gathered} \text { Stop/ } \\ \text { Continue } \end{gathered}$ |  |
| 2900 | DISPLAY ERROR <br> The display unit was attached or detached while the CPU module is on. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Do not detach the display unit during operation. <br> - Ensure that the display unit is securely attached to the CPU module. <br> - Reset the CPU module and run it again. If the same error is displayed again, the CPU module or display unit is faulty. Contact your local Mitsubishi representative. | ON | ON | Continue | LCPU |
| 2901 | DISPLAY ERROR <br> A failure was detected in the display unit (in an initial processing). <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset |  |  |  |  |  |
| 2902 | DISPLAY ERROR <br> A failure was detected in the display unit (during operation). <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Ensure that the display unit is securely attached to the CPU module. <br> - Reset the CPU module and run it again. If the same error is displayed again, the CPU module or display unit is faulty. Contact your local Mitsubishi representative. |  |  |  |  |

Tab. 13-2:
Error code list (2000 to 2999)

### 13.4 Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{gathered} \text { CPU } \\ \text { status } \end{gathered}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3000 | PARAMETER ERROR <br> In a multiple CPU system, the intelligent function module under control of another CPU is specified in the interrupt pointer setting of the PLC parameter. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Specify the head I/O number of the intelligent function module under control of the host CPU. <br> - Delete the interrupt pointer setting of the parameter. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnU (except QoOUJCPU) |
|  | PARAMETER ERROR <br> The PLC parameter settings for timer time limit setting, the RUN-PAUSE contact, the common pointer number, general data processing, number of empty slots, system interrupt settings, baud rate setting, and service processing setting are outside the range that can be used by the CPU module. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Read the individual information of the error using the programming tool, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Rewrite corrected parameters to the CPU module, reload the CPU power supply and/or reset the module. <br> - If the same error occurs, it is thought to be a hardware error. <br> Contact your local Mitsubishi representative. |  |  |  | QCPU |
|  | PARAMETER ERROR <br> In a program memory check, the check capacity has not been set within the range applicable for the CPU module. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller |  |  |  |  | QnPH <br> QnPRH (first 5 digits of serial No. is 07032 or higher) |
|  | PARAMETER ERROR <br> The parameter settings in the error individual information (special register SD16) are illegal. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller |  |  |  |  | QCPU |
|  | PARAMETER ERROR <br> The ATA card is set to the memory card slot when the specified drive for the file register is set to "memory card (ROM)" and [Use the following file] or [Use the same file name as the program] (either one is allowed) is set in the PLC file setting. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller |  |  |  |  | $\begin{aligned} & \text { QnU (except } \\ & \text { Q00UJ-, QOOU- } \\ & \text { and Q01UCPU) } \end{aligned}$ |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU <br> status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3000 | PARAMETER ERROR <br> Any of the values for the Timer Limit Setting, RUNPAUSE Contacts, Common Pointer No., Points Occupied by Empty Slot, System Interrupt Setting, or Service Processing Setting option configured in the PLC Parameter dialog box are outside the range of the CPU module. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Read the individual information of the error using the programming tool, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - If the same error occurs, the cause is a failure of the program memory of the CPU module, standard RAM, or SD memory card. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | LCPU |
| 3001 | PARAMETER ERROR <br> The parameter settings are corrupted. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Read the individual information of the error using the programming tool, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Rewrite corrected parameters to the CPU module, reload the CPU power supply and/or reset the module. <br> - If the same error occurs, it is thought to be a hardware error. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 3002 | PARAMETER ERROR <br> When "Use the following file" is selected for the file register in the PLC file setting of the PLC parameter dialog box, the specified file does not exist although the file register capacity has been set. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Read the individual information of the error using the programming tool, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Rewrite corrected parameters to the CPU module, reload the CPU power supply and/or reset the module. <br> - If the same error occurs, it is thought to be a hardware error. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
|  | PARAMETER ERROR <br> When "Use the following file" is set for the file register in the PLC file setting of the PLC parameter dialog box and the capacity of file register is not set, the file register file does not exist in the specified target memory. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller |  |  |  |  | QnU (except QOOUJCPU) LCPU |
|  | PARAMETER ERROR <br> When "Use the following file" is set for the device data storage file in [PLC file] of [PLC parameter], and [Capacity] is not set, the device data storage file does not exist in the target memory. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller |  |  |  |  | $\begin{aligned} & \hline \text { QnU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-3:
Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
|  | PARAMETER ERROR <br> The automatic refresh range of the multiple CPU system exceeded the file register capacity. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> When an END instruction executed | Change the file register file for the one refreshenabled in the whole range. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
| 3003 | PARAMETER ERROR <br> The number of devices set at the PLC parameter device settings exceeds the possible CPU module range. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Read the individual information of the error using the programming tool, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - If the error is still generated following the correction of the parameter settings, the possible cause is the memory error of the CPU module's program memory or the memory card. Contact your local Mitsubishi representative. |  |  |  | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 3004 | PARAMETER ERROR <br> The parameter file is incorrect. Alternatively, the contents of the file are not parameters. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Check whether the parameter file version is ***.QPA, and check the file contents to be sure they are parameters. | OFF | Flicker | Stop | QCPU <br> LCPU |
| 3005 | PARAMETER ERROR <br> The contents of the parameter are damaged. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Read the individual information of the error using the programming tool, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Write the modified parameter items to the CPU module again, and power-on the Programmable Controller or reset the CPU module. <br> - When the same error occurs again, the hardware is faulty. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No. is 09012 or higher) QnPH (first 5 digits of serial No. is 10042 or higher) QnPRH (first 5 digits of serial No. is 10042 or higher) |
| 3006 | PARAMETER ERROR <br> - The high speed interrupt is set in a Q02CPU. <br> - The high speed interrupt is set in a multiple CPU system. <br> - The high speed interrupt is set for a not applicable base unit. <br> - No module is installed at the I/O address designated by the high speed interrupt. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Delete the setting of the Q02CPU's high speed interrupt. To use high speed interrupts, change the CPU module to one of the $\mathrm{Q} 02 \mathrm{H} /$ Q06H/Q12H/Q25HCPU. <br> - To use a multiple CPU system, delete the setting of the high-speed interrupt. To use high speed interrupts, change the system to a single CPU system. <br> - Use applicable base units. <br> - Re-examine the I/O address designated by the high speed interrupt setting. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No . is 04012 or higher) |
| 3007 | MISSING PARA. <br> The parameter file in the drive specified as valid parameter drive by the DIP switches is inapplicable for the CPU module. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Create parameters using the programming tool, and write them to the drive specified as valid parameter drive by the DIP switches. | OFF | Flicker | Stop | QnPRH |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3009 | PARAMETER ERROR <br> In a multiple CPU system, the modules for AnS, A, Q2AS and QnA have been set to multiple control CPUs. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Re-set the parameter I/O assignment to control them under one CPU module. Change the parameters of all CPUs in the multiple CPU system. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) |
| 3010 | PARAMETER ERROR <br> The parameter-set number of CPU modules differs from the actual number in a multiple CPU system. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Match the number of (CPU modules in multiple CPU setting) - (CPUs set as empty in I/O assignment) with that of actually mounted CPU modules. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH |
| 3012 | PARAMETER ERROR <br> Multiple CPU setting or control CPU setting differs from that of the reference CPU settings in a multiple CPU system. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Match the multiple CPU setting or control CPU setting in the PLC parameter with that of the reference CPU (CPU No. 1) settings. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnU |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3013 | PARAMETER ERROR <br> In a multiple CPU system, the multiple CPU auto refresh setting is any of the following: <br> - When a bit device is specified as a refresh device, a number other than a multiple of 16 is specified for the refresh-starting device. <br> - The device specified is other than the one that may be specified. <br> - The number of send points is an odd number. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Check the following in the multiple CPU auto refresh setting and make correction. <br> - When specifying the bit device, specify 0 or a multiple of 16 for the refresh starting device. <br> - Specify the device that may be specified for the refresh device. <br> - Set the number of send points to an even number. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH |
|  | PARAMETER ERROR <br> In a multiple CPU system, the multiple CPU auto refresh setting is any of the following: <br> - The total number of transmission points is greater than the maximum number of refresh points. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Check the following in the multiple CPU auto refresh setting and make correction. <br> - The total number of transmission points is within the maximum number of refresh points. |  |  |  | Q00/Q01 (Function version is B or later) |
|  | PARAMETER ERROR <br> In a multiple CPU system, the multiple CPU auto refresh setting is any of the following: <br> - The device specified is other than the one that may be specified. <br> - The number of send points is an odd number. <br> - The total number of send points is greater than the maximum number of refresh points. <br> - The setting of the refresh range crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> - No device is set in the host CPU send range. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Check the following in the multiple CPU auto refresh setting and make correction. <br> - Specify the device that may be specified for the refresh device. <br> - Set the number of send points to an even number. <br> - Set the total number of send points within the range of the maximum number of refresh points. <br> - Set the refresh range so that it does not cross over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> - For the send range of the host CPU, refresh target device must be specified. If a send range is not necessary, delete the applicable send range. |  |  |  | $\begin{gathered} \text { QnU } \\ \text { (except QOOUJ) } \end{gathered}$ |
| 3014 | PARAMETER ERROR <br> - In a multiple CPU system, the online module change parameter (multiple CPU system parameter) settings differ from those of the reference CPU 1. <br> - In a multiple CPU system, the online module change setting is enabled although the CPU module mounted does not support online module change. <br> - In a multiple CPU system, online module change parameter was corrected and then it was written to the CPU module. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Match the online module change parameter with that of the reference CPU 1. <br> - If the CPU module that does not support online module change is mounted, replace it with the CPU module that supports online module change. | OFF | Flicker | Stop | Qn(H) QnPH QnU (except Q00UJ- Q00U--, Q01U- and Q02UCPU) |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{gathered} \text { CPU } \\ \text { status } \end{gathered}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3015 | PARAMETER ERROR <br> In a multiple CPU system configuration, the CPU verified is different from the one set in the parameter setting. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: <br> Parameter No./CPU No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Read the individual information of the error using the programming tool, check the parameter item corresponding to the numerical value (parameter No./CPU No.) and parameter of target CPU, and correct them. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU (except } \\ & \text { QOOUJ-, Q00U-, } \\ & \text { Q01U- and } \\ & \text { Q02UCPU) } \end{aligned}$ |
| 3016 | PARAMETER ERROR <br> The CPU module incompatible with multiple CPU synchronized boot-up is set as the target for the synchronized boot-up in the [Multiple CPU synchronous startup setting]. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: <br> Parameter No./CPU No. <br> - Diagnostic Timing <br> At power ON/At reset/At writing to programmable controller | Delete the CPU module incompatible with multiple CPU synchronized boot-up from the setting. | OFF | Flicker | Stop | QnU (except Q00UJ-, Q00U-, Q01U- and Q02UCPU) |
| 3040 | PARAMETER ERROR <br> The parameter file is damaged. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | With the programming tool, write [PLC parameter/Network parameter/Remote password] to a valid drive then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be a hardware error. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No. is 07032 or higher) QnPH (first 5 digits of serial No. is 07032 or higher) |
| 3041 | PARAMETER ERROR <br> Parameter file of intelligent function module is damaged. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | With the programming tool, write [Intelligent function module parameter] to a valid drive then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be a hardware error. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH (first 5 digits of serial No. is 07032 or higher) |
| 3042 | PARAMETER ERROR <br> The system file that stored the remote password setting information is damaged. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | - With the programming tool, write [PLC parameter/Network parameter/Remote password] to a valid drive then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be a hardware error. Contact your local Mitsubishi representative. <br> - When a valid drive for parameter is set to other than [program memory], set the parameter file (PARAM) at the boot file setting to be able to transmit to the program memory. With the programming tool, write [PLC parameter/Network parameter/Remote password] to a valid drive then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be a hardware error. Contact your local Mitsubishi representative. | OFF | Flicker | Stop |  |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3100 | LINK PARA. ERROR <br> In a multiple CPU system, the CC-Link IE controller network module controlled by another CPU is specified as the head I/O number of the CC-Link IE controller network module. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Delete the network parameter of the CC-Link IE controller network module controlled by another CPU. <br> - Change the setting to the head I/O number of the CC-Link IE controller network module controlled by host CPU. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No. is 09012 or higher) QnPH (first 5 digits of serial No. is 10042 or higher) QnU |
|  | LINK PARA. ERROR <br> The network parameter of the CC-Link IE controller network operating as the normal station is overwritten to the control station. <br> Or, the network parameter of the CC-Link IE controller network operating as the control station is overwritten to the normal station. <br> (The network parameter is updated on the module by resetting.) <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Reset the CPU module. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No. is 09012 or higher) QnPH (first 5 digits of serial No. is 10042 or higher) QnPRH (first 5 digits of serial No. is 10042 or higher) QnU |
|  | LINK PARA. ERROR <br> - The number of modules actually mounted is different from that is set in Network parameter for CC-Link IE controller network. <br> - The head I/O number of the actually mounted module is different from the one set in the network parameter of the CC-Link IE controller network. <br> - Data cannot be handled in the parameter existing. <br> - The network type of CC-Link IE controller network is overwritten during power-on. (When changing the network type, switch RESET to RUN.) <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Check the network parameters and actual mounting status, and if they differ, make them match. <br> When network parameters are modified, write them to the CPU module. <br> - Check the setting of extension base unit stage number. <br> - Check the connection status of extension base unit and extension cables. When the GOT is busconnected to the main base unit or extension base unit, also check its connection status. <br> If the error occurs even after the above checks, the possible cause is a hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop |  |
|  | LINK PARA. ERROR <br> - The CC-Link IE controller network module is specified for the head I/O number of network parameter in the MELSECNET/H. <br> - The MELSECNET/H module is specified for the head I/O number of network parameter in the CC-Link IE controller network. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN |  | OFF | Flicker | Stop |  |
|  | LINK PARA. ERROR <br> - Although the CC-Link IE controller network module is mounted, network parameter for the CCLink IE controller network module is not set. <br> - Although the CC-Link IE controller network and MELSECNET/H modules are mounted, network parameter for the MELSECNET/H module is not set. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN |  | OFF | Flicker | Stop |  |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{gathered} \text { CPU } \\ \text { status } \end{gathered}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3100 | LINK PARA. ERROR <br> In a multiple CPU system, the MELSECNET/H under control of another CPU is specified as the head I/O number in the network setting parameter of the MELSECNET/H. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Delete the MELSECNET/H network parameter of the MELSECNET/H under control of another CPU. <br> - Change the setting to the head I/O number of the MELSECNET/H under control of the host CPU. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
|  | LINK PARA. ERROR <br> The network parameter of the MELSECNET/H operating as the normal station is overwritten to the control station. <br> Or, the network parameter of the MELSECNET/H operating as the control station is overwritten to the normal station. (The network parameter is updated on the module by resetting.) <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Reset the CPU module. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH QnU |
|  | LINK PARA. ERROR <br> - The number of modules actually mounted is different from that is set in Network parameter for MELSECNET/H. <br> - The head I/O number of actually installed modules is different from that designated in the network parameter of MELSECNET/H. <br> - Some data in the parameters cannot be handled. <br> - The network type of MELSECNET/H is overwritten during power-on. (When changing the network type, switch RESET to RUN.) <br> - The mode switch of MELSECNET/H module (for module with first 5 digits of serial No. is "07032" or higher) is outside the range. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Check the network parameters and actual mounting status, and if they differ, make them match. <br> When network parameters are modified, write them to the CPU module. <br> - Check the setting of extension base unit stage number. <br> - Check the connection status of extension base unit and extension cables. When the GOT is busconnected to the main base unit or extension base unit, also check its connection status. <br> If the error occurs even after the above checks, the possible cause is a hardware fault. <br> Contact your local Mitsubishi representative. <br> - Set the mode switch of MELSECNET/H module (for module with first 5 digits of serial No. is " 07032 " or higher) within the range. | OFF | Flicker | Stop | QCPU |

Tab. 13-3:
Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3101 | LINK PARA. ERROR <br> The link refresh range exceeded the file register capacity. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> When an END instruction executed | Change the file register file for the one that enables entire range refresh. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH QnU (except QOOUJCPU) |
|  | LINK PARA. ERROR <br> - When the station number of the MELSECNET/ H module is 0 , the PLC-to-PLC network parameter has been set. <br> - When the station number of the MELSECNET/ H module is other than 0 , the remote master parameter setting has been made. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Correct the type or station number of the MELSECNET/H module in the network parameter to meet the used system. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH |
|  | LINK PARA. ERROR <br> The refresh parameter for the CC-Link IE controller network is outside the range. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Check the network parameters and actual mounting status, and if they differ, make them match. <br> When network parameters are modified, write them to the CPU module. <br> Check the setting of extension base unit stage number. <br> Check the connection status of extension base unit and extension cables. When the GOT is busconnected to the main base unit or extension base unit, also check its connection status. <br> the error occurs even after the above checks, he possible cause is a hardware fault. ontact your local Mitsubishi representative. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No . is 09012 or higher) <br> QnPH (first 5 digits of serial No. is 10042 or higher) <br> QnPRH (first 5 digits of serial No. is 10042 or higher) QnU |
|  | LINK PARA. ERROR <br> - The network No. specified by a network parameter is different from that of the actually mounted network. <br> - The head I/O No. specified by a network parameter is different from that of the actually mounted I/O unit. <br> - The network class specified by a network parameter is different from that of the actually mounted network. <br> - The network refresh parameter of the MELSECNET/H, MELSECNET/10 is out of the specified area. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
|  | LINK PARA. ERROR <br> A multi-remote I/O network was configured using a module that does not support a multiremote I/O network. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Use a module that supports a multi-remote I/O network. | OFF | Flicker | Stop | QnPH |
|  | LINK PARA. ERROR <br> - The system A of the MELSECNET/H remote master station has been set to other than Station No. 0 . <br> - The system B of the MELSECNET/H remote master station has been set to Station No. 0 . <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Set the system A of the MELSECNET/H remote master station to Station No. 0 . <br> - Set the system B of the MELSECNET/H remote master station to any of Station No. 1 to 64 . | OFF | Flicker | Stop | QnPRH |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3101 | LINK PARA. ERROR <br> Since the number of points of the B/W device set in [Device] of the PLC parameter is lower than the number of $\mathrm{B} / \mathrm{W}$ refresh device points when parameters of the MELSECNET/H are not set, the refresh between the CPU module and the MELSECNET/H cannot be performed. <br> Number of $B / W$ refresh device points when parameters of the MELSECNET/H are not set: <br> - 1 network module mounted <br> B: 8192; W: 8192 <br> - 2 network modules mounted <br> B: 8192 (4096x2); W: 8192 (4096x2) <br> - 3 network modules mounted <br> B: 6144 (2048x3); W: 6144 (2048x3) <br> - 4 network modules mounted <br> B: 8192 (2048x4); W: 8192 (2048x4) <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Set the refresh parameter of the MELSECNET/H in accordance with the number of points of $B / W$ devices set in [Device] of the PLC parameter. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No. is 09012 or higher) QnPH (first 5 digits of serial No. is 09012 or higher) QnPRH (first 5 digits of serial No. is 09012 or higher) QnU |
|  | LINK PARA. ERROR <br> The setting of the network refresh range crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Set the network refresh range so that it does not cross over the boundary between the internal user device and the extended data register (D) or extended link register (W). | OFF | Flicker | Stop | QnU |
| 3102 | LINK PARA. ERROR <br> A CC-Link IE controller network parameter error was detected. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. <br> - If the error occurs after correction, it suggests a hardware fault. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Qn(H) (first 5 digits of serial No. is 09012 or higher) QnPH (first 5 digits of serial No. is 10042 or higher) QnPRH (first 5 digits of serial No. is 10042 or higher) QnU |
|  | LINK PARA. ERROR <br> The network module detected a network parameter error. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN |  | OFF | Flicker | Stop | QCPU |
|  | LINK PARA. ERROR <br> The station No. specified in pairing setting are not correct. <br> - The stations are not numbered consecutively. <br> - Pairing setting has not been made for the CPU module at the normal station. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Refer to the troubleshooting of the network module, and if the error is due to incorrect pairing setting, reexamine the pairing setting of the network parameter. | OFF | Flicker | Stop | QnPRH |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPUstatus | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3102 | LINK PARA. ERROR <br> The CC-Link IE controller network module whose first 5 digits of serial No. is " 09041 " or lower is mounted. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Mount the CC-Link IE controller network module whose first 5 digits of serial No. is "09042" or higher. | OFF | Flicker | Stop | QnU |
|  | LINK PARA. ERROR <br> - Different network types are set between the control station and the normal station (CC IE Control Ext. Mode/Normal Mode). <br> - The parameter in which "CC IE Control Ext. Mode" is set for "Network Type" was transferred to the CPU module that does not support the send points expansion function. <br> - The parameter in which "CC IE Control Ext. Mode" is set was backed up to a memory card or GOT and then restored to the CPU module that does not support the send points expansion function. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Set the same network type (CC IE Control Ext. Mode/Normal Mode) for the control station and the normal station. <br> - Do not use the parameter in which "CC IE Control Ext. Mode" is set for "Network Type" for the CPU module that does not support the send points expansion function. Or, use the CPU module and the CC-Link IE controller network module that support the send points expansion function in the same network. | OFF | Flicker | Stop | QnU |
|  | LINK PARA. ERROR <br> Group cyclic function in CC-Link IE controller network that does not correspond to group cyclic function is set. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Set group cyclic function in function version D or later of CC-Link IE controller network. | OFF | Flicker | Stop | QnU (first 5 digits of serial No. is 10042 or higher) |
|  | LINK PARA. ERROR <br> Pairing setting in CC-Link IE controller network modules installed in CPUs except for redundant CPUs was performed. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Examine the pairing setting for the network parameter in the control staion. | OFF | Flicker | Stop | Q00J/Q00/Q01 Qn(H) (first 5 digits of serial No. is 10042 or higher) QnPH (first 5 digits of serial No. is 10042 or higher) QnU (first 5 digits of serial No. is 10042 or higher) |
|  | LINK PARA. ERROR <br> - LB/LW own station send range at LB/LW4000 or later was set. <br> - LB/LW setting (2) was performed. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Correct the network range assignments for the network parameter in the control station. | OFF | Flicker | Stop | Q00J/Q00/Q01 |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3103 | LINK PARA. ERROR <br> In a multiple CPU system, Ethernet interface module under control of another station is specified to the start $\mathrm{I} / 0$ number of the Ethernet network parameter. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Delete the Ethernet network parameter of Ethernet interface module under control of another station. <br> - Change the setting to the start I/O number of Ethernet interface module under control of the host station. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
|  | LINK PARA. ERROR <br> - Although the number of modules has been set to one or a greater number in the Ethernet module count parameter setting, the number of actually mounted module is zero. <br> - The start I/O No. of the Ethernet network parameter differs from the I/O No. of the actually mounted module. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. If the error occurs after correction, it suggests a hardware fault. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |
|  | LINK PARA. ERROR <br> - Ethernet module whose network type is set to "Ethernet (main base)" is mounted on the extension base unit in the redundant system. <br> - Ethernet module whose network type is set to "Ethernet (extension base)" is mounted on the main base unit in the redundant system. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. If the error occurs after correction, it suggests a hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH (first 5 digits of serial No. is 09012 or higher) |
| 3104 | LINK PARA. ERROR <br> - The Ethernet, MELSECNET/H and MELSECNET/10 use the same network number. <br> - The network number, station number or group number set in the network parameter is out of range. <br> - The specified I/O number is outside the range of the used CPU module. <br> - The Ethernet-specific parameter setting is not normal. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. If the error occurs after correction, it suggests a hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QCPU |

Tab. 13-3:
Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3105 | LINK PARA. ERROR <br> In a multiple CPU system, the CC-Link module under control of another station is specified as the head I/O number of the CC-Link network parameter. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Delete the CC-Link network parameter of the CC-Link module under control of another station. <br> - Change the setting to the start I/O number of the CC-Link module under control of the host station. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
|  | LINK PARA. ERROR <br> - Though the number of CC-Link modules set in the network parameters is one or more, the number of actually mounted modules is zero. <br> - The start I/O number in the common parameters is different from that of the actually mounted module. <br> - The station type of the CC-Link module count setting parameters is different from that of the actually mounted station. <br> - Collateral information <br> - Common Information: File name//Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. If the error occurs after correction, it suggests a hardware fault. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LO2CPU } \end{aligned}$ |
|  | LINK PARA. ERROR <br> - Although two or more CC-Link modules were configured in the Network Parameter dialog box, only one CC-Link modules are installed in the system. The start $1 / 0$ number of the common parameter specified in the Network Parameter dialog box does not correspond to the system. <br> - The station type specified in the Network Parameter dialog box for CC-Link does not correspond to the system. <br> - Collateral information <br> - Common Information: File name//Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN |  | OFF | Flicker | Stop | L26CPU-BT |
|  | LINK PARA. ERROR <br> - CC-Link module whose station type is set to "master station (compatible with redundant function)" is mounted on the extension base unit in the redundant system. <br> - CC-Link module whose station type is set to "master station (extension base)" is mounted on the main base unit in the redundant system. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN |  | OFF | Flicker | Stop | QnPRH (first 5 digits of serial No. is 09012 or higher) |

Tab. 13-3:
Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3106 | LINK PARA. ERROR <br> The CC-Link link refresh range exceeded the file register capacity. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> When an END instruction executed | Change the file register file for the one refreshenabled in the whole range. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH QnU LCPU |
|  | LINK PARA. ERROR <br> The network refresh parameter for CC-Link is out of range. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Check the parameter setting. |  |  |  | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | LINK PARA. ERROR <br> The setting of the network refresh range crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Set the network refresh range so that it does not cross over the boundary between the internal user device and the extended data register (D) or extended link register (W). |  |  |  | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 3107 | LINK PARA. ERROR <br> - The CC-Link parameter setting is incorrect. <br> - The set mode is not allowed for the version of the mounted CC-Link module. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Check the parameter setting. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 3150 | LINK PARA. ERROR <br> - When the CC-Link IE field network is used, the network number set in "Network Parameter" and "Switch Setting" is duplicated. <br> - No "Network Parameter" and "Switch Setting" are configured, or the CC-Link IE field network module with an incorrect switch setting is mounted. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> At power ON/At reset | - Check the parameter setting. <br> - Configure "Network Parameter" and "Switch Setting", and then write network parameters and the switch setting to the module. | OFF | Flicker | Stop | QnU (first five digits of the serial number is "12012" or higher) |
| 3200 | SFC PARA. ERROR <br> The parameter setting is illegal. Though Block 0 was set to "Automatic start" in the SFC setting of the PLC parameter dialog box, Block 0 does not exist. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> ■ Diagnostic Timing <br> STOP $\rightarrow$ RUN | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 3201 | SFC PARA. ERROR <br> The block parameter setting is illegal. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> STOP $\rightarrow$ RUN |  | OFF | Flicker | Stop | Qn(H) QnPH QnPRH |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3202 | SFC PARA. ERROR <br> The number of step relays specified in the device setting of the PLC parameter dialog box is less than that used in the program. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> STOP $\rightarrow$ RUN | Read the individual information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 3203 | SFC PARA. ERROR <br> The execution type of the SFC program specified in the program setting of the PLC parameter dialog box is other than scan execution. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN (The diagnostic timing of CPU modules except for Universal QCPU can be performed only when switching the CPU modules to run.) | Read the individual information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 3300 | SP. PARA. ERROR <br> The start I/O number in the intelligent function module parameter set on GX Configurator differs from the actual I/O number. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. (gained by dividing the head $\mathrm{I} / \mathrm{O}$ number of parameter in the intelligent function module set by GX Configurator by 10 H ) <br> Diagnostic Timing At power ON/At reset/STOP $\rightarrow$ RUN | Check the parameter setting. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3301 | SP. PARA. ERROR <br> - The refresh setting of the intelligent function module exceeded the file register capacity. <br> - The intelligent function module set in GX Configurator differs from the actually mounted module. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. (gained by dividing the head $\mathrm{I} / \mathrm{O}$ number of parameter in the intelligent function module set by GX Configurator by 10 H ) <br> Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Change the file register file for the one which allows refresh in the whole range. <br> - Check the parameter setting. | OFF | Flicker | Stop | $\begin{aligned} & \text { Q00J/Q00/Q01 } \\ & \text { Qn(H) } \\ & \text { (Function } \\ & \text { version is B or } \\ & \text { later) } \\ & \text { QnPH } \\ & \text { QnPRH } \\ & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
|  | SP. PARA. ERROR <br> The intelligent function module's refresh parameter setting is outside the available range. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. (gained by dividing the head $\mathrm{I} / 0$ number of parameter in the intelligent function module set by GX Configurator by 10 H ) <br> Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Check the parameter setting. <br> - Check the auto refresh setting. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | SP. PARA. ERROR <br> The setting of the refresh parameter range crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. (gained by dividing the head $\mathrm{I} / \mathrm{O}$ number of parameter in the intelligent function module set by GX Configurator by 10 H ) <br> ■ Diagnostic Timing At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | Set the refresh parameter range so that it does not cross over the boundary between the internal user device and the extended data register (D) or extended link register (W). | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 3302 | SP. PARA. ERROR <br> The intelligent function module's refresh parameter are abnormal. <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: Parameter No. (gained by dividing the head $I / O$ number of parameter in the intelligent function module set by GX Configurator by 10 H ) <br> Diagnostic Timing At writing to programmable controller | Check the parameter setting. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 3303 | SP. PARA. ERROR <br> In a multiple CPU system, the automatic refresh setting or other parameter setting was made to the intelligent function module under control of another station. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/At writing to programmable controller | - Delete the automatic refresh setting or other parameter setting of the intelligent function module under control of another CPU. <br> - Change the setting to the automatic refresh setting or other parameter setting of the intelligent function module under control of the host CPU. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> Qn(H) <br> (Function version is B or later) QnPH <br> QnU (except QOOUJCPU) |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3400 | REMOTE PASS. ERROR <br> The head I/O number of the target module of the remote password is set to other than OH to OFFOH. <br> ■ Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Change the head I/O number of the target module to be within the 0 H to 0 FFOH range. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH QnU (first 5 digits of serial No. is 09012 or higher) LCPU |
|  | REMOTE PASS. ERROR <br> The head I/O number of the target module of the remote password is set to other than OH to 07EOH. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Change the head I/O number of the target module to be within the 0 H to 07 EOH range. |  |  |  | Q02U |
|  | REMOTE PASS. ERROR <br> The head I/O number of the target module of the remote password is outside the following range: <br> - QOOJCPU: OH to 1EOH <br> - QOOCPU/QO1CPU: OH to 3 EOH <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Change the head I/O number of the target module of the remote password for the number within the following range: <br> - Q00JCPU: OH to 1E0H <br> - QOOCPU/Q01CPU: OH to 3 EOH |  |  |  | Q00J/Q00/Q01 (Function version is $B$ or later) |

Tab. 13-3: Error code list (3000 to 3999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 3401 | REMOTE PASS. ERROR <br> Position specified as the head $I / 0$ number of the remote password file is incorrect due to one of the following reasons: <br> - Module is not loaded. <br> - Other than a the intelligent function module (I/ 0 module) <br> - Intelligent function module other than serial communication module, modem interface module or Ethernet module <br> - Serial communication module or Ethernet module of function version A <br> - The intelligent function module where remote password is available is not mounted. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Mount serial communication module, modem interface module or Ethernet module of function version B or later in the position specified in the head I/O No. of the remote password file. | OFF | Flicker | Stop | Qn(H) (Function version is $B$ or later) QnPH QnPRH QnU |
|  | REMOTE PASS. ERROR <br> Position specified as the head $I / 0$ number of the remote password file is incorrect due to one of the following reasons: <br> - No module <br> - The intelligent function module installed is other than a serial communication module. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | In a position specified with a start I/O number of the remote password, install the intelligent function module where the remote password is available. | OFF | Flicker | Stop | LCPU |
|  | REMOTE PASS. ERROR <br> Any of the following modules is not mounted on the slot specified for the head I/O number of the remote password: <br> - Serial communication module of function version B or later <br> - Ethernet module of function version B or later <br> - Modem interface module of function version B or later <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Mount serial communication module, modem interface module or Ethernet module of function version B or later in the position specified in the head I/O No. of the remote password file. | OFF | Flicker | Stop | Q00J/Q00/Q01 (Function version is $B$ or later) |
|  | REMOTE PASS. ERROR <br> Serial communication module, modem interface module or Ethernet module of function version B or later controlled by another CPU was specified in a multiple CPU system. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | - Change it for the Ethernet module of function version B or later connected by the host CPU. <br> - Delete the remote password setting. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnU (except QooUJCPU) |

Tab. 13-3: Error code list (3000 to 3999)

### 13.5 Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4000 | INSTRCT CODE. ERR. <br> - The program contains an instruction code that cannot be decoded. <br> - An unusable instruction is included in the program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/ <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4001 | INSTRCT CODE. ERR. <br> The program contains a dedicated instruction for SFC although it is not an SFC program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/ <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is B or later) <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 4002 | INSTRCT CODE. ERR. <br> - The name of dedicated instruction specified by the program is incorrect. <br> - The dedicated instruction specified by the program cannot be executed by the specified module. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/ <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4003 | INSTRCT CODE. ERR. <br> The number of devices for the dedicated instruction specified by the program is incorrect. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/ <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4004 | INSTRCT CODE. ERR. <br> The device which cannot be used by the dedicated instruction specified by the program is specified. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN/ <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4010 | MISSING END INS. <br> There is no END (FEND) instruction in the program. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-4:
Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4020 | CAN'T SET (P) <br> - The total points of the pointers used in the program exceeded 4096 points. <br> - The total points of the local pointers used in the program exceeded the start number of the common pointer. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  | CAN'T SET (P) <br> - The total points of the pointers used in the program exceeded 512 points. <br> - The total points of the local pointers used in the program exceeded the start number of the common pointer. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN |  |  |  |  | $\begin{gathered} \text { Q00UJ/Q00U/ } \\ \text { Q01U } \end{gathered}$ |
| 4021 | CAN'T SET (P) <br> - The common pointer Nos. assigned to files overlap. <br> - The local pointer Nos. assigned to files overlap. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4030 | CAN'T SET (I) <br> The allocation pointer Nos. assigned by files overlap. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4100 | OPERATION ERROR <br> The instruction cannot process the contained data. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/Continue(can be setin theparametersat erroroccur-rence) | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | OPERATION ERROR <br> Access error of ATA card or SD memory card occurs by SP.FREAD/SP.FWRITE instructions. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Take noise reduction measures. <br> - Reset and restart the CPU module. When the same error is displayed again, the ATA card or SD memory card has hardware failure. <br> Contact your local Mitsubishi representative. |  |  |  | Qn(H) QnPH QnPRH QnU (except QooUJ-, QooU- and Q01UCPU) |
|  | OPERATION ERROR <br> The file being accessed by other functions was accessed with SP.FWRITE instruction. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Stop the file accessed with other functions to execute SP.FWRITE instruction. <br> - Stop the access with other functions and the SP.FWRITE instruction execution at the same time. |  |  |  | QnU (except QOOUJ-, QOOUand Q01UCPU) LCPU |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4101 | OPERATION ERROR <br> - The number of setting data dealt with the instruction exceeds the applicable range. <br> - The storage data and constant of the device specified by the instruction exceeds the applicable range. <br> - When writing to the host CPU shared memory, the write prohibited area is specified for the write destination address. <br> - The range of storage data of the device specified by the instruction is duplicated. <br> - The device specified by the instruction exceeds the range of the number of device points. <br> - The interrupt pointer No. specified by the instruction exceeds the applicable range. <br> - A link direct device, intelligent function module device, or cyclic transmission area device are specified for both (s) and (d) with the BMOV instruction. <br> - There are no link direct devices (J $\square \square \square$ ). <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/Continue(can be setin theparametersat erroroccur-rence) | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
|  | OPERATION ERROR <br> - The storage data of file register specified by the instruction exceeds the applicable range. <br> - Or, file register is not set. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed |  |  |  |  | QnU (except QOOUJCPU) LCPU |
|  | OPERATION ERROR <br> Block data that crosses over the boundary between the internal user device and the extended data register (D) or extended link register is specified (including 32-bit binary, real number (single precision, double precision), indirect address, and control data). <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed |  |  |  |  | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4102 | OPERATION ERROR <br> In a multiple CPU system, the link direct device ( $\triangle \square \square$ ), was specified for the network module under control of another station. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Delete from the program the link direct device which specifies the network module under control of another CPU. <br> - Using the link direct device (J $\square \square$ ), specify the network module under control of the host CPU. | OFF/ON | $\begin{aligned} & \hline \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/Continue(can be setin theparametersat erroroccur-rence) | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
|  | OPERATION ERROR <br> - The network No. or station No. specified for the dedicated instruction is wrong. <br> - The link direct device (J $\square \square$ ) setting is incorrect. <br> - The module No./ network No./number of character strings exceeds the range that can be specified. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. |  |  |  | QCPU |
|  | OPERATION ERROR <br> - The module number specified with a dedicated instruction is incorrect. <br> - The module number, network number, or the number of character strings specified with a dedicated instruction exceeded the allowable range. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed |  |  |  |  | LCPU |
|  | OPERATION ERROR <br> The specification of character string (" ") specified by dedicated instruction cannot be used for the character string. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. |  |  |  | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 4103 | OPERATION ERROR <br> The configuration of the PID dedicated instruction is incorrect. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> Qn(H) <br> QnPRH <br> QnU <br> LCPU |
| 4105 | OPERATION ERROR <br> PLOADP/PUNLOADP/PSWAPP instructions were executed while setting program memory check. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Delete the program memory check setting. <br> - When using the program memory check, delete PLOADP/PUNLOADP/PSWAPP instructions. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | QnPH (first 5 digits of serial No. is 07032 or higher) |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4107 | OPERATION ERROR <br> 33 or more multiple CPU dedicated instructions were executed from one CPU module. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Using the multiple CPU dedicated instruction completion bit, provide interlocks to prevent one CPU module from executing 33 or more multiple CPU dedicated instructions. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH Q00U/Q01U/ Q02U |
| 4109 | OPERATION ERROR <br> With high speed interrupt setting PR, PRC, UDCNT1, UDCNT2, PLSY or PWM instruction is executed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Delete the high-speed interrupt setting. When using high-speed interrupt, delete the PR, PRC, UDCNT1, UDCNT2, PLSY and PWM instructions. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) (first 5 digits of serial No. is 04012 or higher) |
| 4111 | OPERATION ERROR <br> An attempt was made to perform write/read to/ from the CPU shared memory write/read disabled area of the host station CPU module with the instruction. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | Q00/Q01 (Function version is B or later) QnU |
| 4112 | OPERATION ERROR <br> A CPU module that cannot be specified with the multiple CPU dedicated instruction was specified. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | Q00/Q01 (Function version is B or later) QnU (except QOOUJCPU) |
| 4113 | OPERATION ERROR <br> - When the SP.DEVST instruction is executed, the number of writing to the standard ROM of the day exceeds the value specified by SD695. <br> - A value outside the specified range is set to SD695. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Check that the number of execution of the SP.DEVST instruction is proper. <br> - Execute the SP.DEVST instruction again the following day or later day. Or, arrange the value of SD695. <br> - Correct the value of SD695 so that it does not exceed the range. | OFF/ON | $\begin{gathered} \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 4116 | OPERATION ERROR <br> A built-in I/O instruction that is disabled with a parameter was executed. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Enable the built-in I/O function with parameters. <br> - Prohibit executions of a built-in I/O instruction that is disabled with a parameter. | OFF/ON | $\begin{gathered} \hline \text { Flicker/ } \\ \text { ON } \end{gathered}$ | $\begin{gathered} \text { Stop/ } \\ \text { Continue } \end{gathered}$ | LCPU |
| 4120 | OPERATION ERROR <br> Since the manual system switching enable flag (special register SM1592) is OFF, manual system switching cannot be executed by the control system switching instruction (SP. CONTSW). <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | To execute control system switching by the SP. CONTSW instruction, turn ON the manual system switching enable flag (special register SM1592). | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | QnPRH |

Tab. 13-4:
Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{gathered} \text { CPU } \\ \text { status } \end{gathered}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4121 | OPERATION ERROR <br> - In the separate mode, the control system switching instruction (SP. CONTSW) was executed in the standby system CPU module. <br> - In the debug mode, the control system switching instruction (SP. CONTSW) was executed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Reexamine the interlock signal for the SP.CONTSW instruction, and make sure that the SP.CONTSW instruction is executed in the control system only. (Since the SP. CONTSW instruction cannot be executed in the standby system, it is recommended to provide an interlock using the operation mode signal or like. Refer to the manual of the redundant system). <br> - As the SP. CONTSW instruction cannot be executed in the debug mode, reexamine the interlock signal related to the operation mode. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | QnPRH |
| 4122 | OPERATION ERROR <br> - The dedicated instruction was executed to the module mounted on the extension base unit in the redundant system. <br> - The instruction for accessing the intelligent function module mounted on the extension base unit from the standby system at separate mode was executed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Delete the dedicated instruction for the module mounted on the extension base unit. <br> - Delete the instruction for accessing the intelligent function module mounted on the extension base unit from the standby system. | OFF/ON | Flicker/ | Stop/ Continue (can be set in the parameters at error occur- rence) | QnPRH (first 5 digits of serial No. is 09012 or higher) |
| 4130 | OPERATION ERROR <br> Instructions to read SFC step comment (S(P).SFCSCOMR) and SFC transition condition comment (S(P).SFCTCOMR) are executed for the comment file in ATA card. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Target comment file has to be other than the comment file in ATA card. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | Qn(H) (first 5 digits of serial No. is 07012 or higher) QnPH (first 5 digits of serial No. is 07032 or higher) QnPRH |
| 4131 | OPERATION ERROR <br> The SFC program is started up by an instruction while another SFC program has not yet been completed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | - Check the SFC program specified by the instruction. <br> - Or, check the executing status of the SFC program. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 4140 | OPERATION ERROR <br> Operation with non-allowed input data ("-0", unnormalized number, nonnumeric, $\pm \infty$ ) is performed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 4141 | OPERATION ERROR <br> Overflow occurs at operation. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error oceur- rence) | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 4200 | FOR NEXT ERROR <br> No NEXT instruction was executed following the execution of a FOR instruction. <br> Alternatively, there are fewer NEXT instructions than FOR instructions. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-4:
Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4201 | FOR NEXT ERROR <br> A NEXT instruction was executed although no FOR instruction has been executed. <br> Alternatively, there are more NEXT instructions than FOR instructions. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4202 | FOR NEXT ERROR <br> More than 16 nesting levels are programmed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Keep nesting levels at 16 or under. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4203 | FOR NEXT ERROR <br> A BREAK instruction was executed although no FOR instruction has been executed prior to that. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4210 | CAN'T EXECUTE (P) <br> The CALL instruction is executed, but there is no subroutine at the specified pointer. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4211 | CAN'T EXECUTE (P) <br> There was no RET instruction in the executed subroutine program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4212 | CAN'T EXECUTE (P) <br> The RET instruction exists before the FEND instruction of the main routine program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4213 | CAN'T EXECUTE (P) <br> More than 16 nesting levels are programmed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Keep nesting levels at 16 or under. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4220 | CAN'T EXECUTE (I) <br> Though an interrupt input occurred, the corresponding interrupt pointer does not exist. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPUstatus | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4221 | CAN'T EXECUTE (I) <br> An IRET instruction does not exist in the executed interrupt program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4223 | CAN'T EXECUTE (I) <br> The IRET instruction exists before the FEND instruction of the main routine program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed <br> CAN'T EXECUTE (I) <br> - The IRET instruction was executed in the fixed scan execution type program. <br> - The STOP instruction was executed in the fixed scan execution type program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 4225 | CAN'T EXECUTE (I) <br> The interrupt pointer for the module mounted on the extension base unit is set in the redundant system. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Delete the setting of interrupt pointer for the module mounted on the extension base unit, since it cannot be used. | OFF | Flicker | Stop | QnPRH (first 5 digits of serial No. is 09012 or higher) |
| 4230 | INST. FORMAT ERR <br> The number of CHK and CHKEND instructions is not equal. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| 4231 | INST. FORMAT ERR <br> The number of IX and IXEND instructions is not equal. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | QCPU |
| 4235 | INST. FORMAT ERR <br> The configuration of the check conditions for the CHK instruction is incorrect. <br> Alternatively, a CHK instruction has been used in a low speed execution type program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |

Tab. 13-4:
Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{gathered} \text { CPU } \\ \text { status } \end{gathered}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4350 | MULTI-COM.ERROR <br> - The multiple CPU high-speed transmission dedicated instruction used in the program specifies the wrong CPU module. Or, the setting in the CPU module is incompatible with the multiple CPU high-speed transmission dedicated instruction. <br> - The reserved CPU is specified. <br> - The uninstalled CPU is specified. <br> - The head I/O number of the target CPU/16 (n1) is outside the range of 3 EH to 3 E 3 H . <br> - The CPU module where the instruction cannot be executed is specified. <br> - The instruction is executed in a single CPU system. <br> - The host CPU is specified. <br> - The instruction is executed without setting the "Use multiple CPU high speed communication". <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{gathered} \text { QnU (except } \\ \text { QOOUJ-, Q00U-, } \\ \text { Q01U- and } \\ \text { Q02UCPU) } \end{gathered}$ |
| 4351 | MULTI-COM.ERROR <br> - The multiple CPU high-speed transmission dedicated instruction specified by the program cannot be executed to the specified target CPU module. <br> - The instruction name is wrong. <br> - The instruction unsupported by the target CPU module is specified. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{gathered} \text { QnU (except } \\ \text { QOOUJ-, QooU-, } \\ \text { Q01UU- and } \\ \text { Q02UCPU) } \end{gathered}$ |
| 4352 | MULTI-COM.ERROR <br> The number of devices for the multiple CPU highspeed transmission dedicated instruction specified by the program is wrong. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | QnU (except Q00UJ-, Q00U-, Q01U- and Q02UCPU) |
| 4353 | MULTI-COM.ERROR <br> The device which cannot be used for the multiple CPU high-speed transmission dedicated instruction specified by the program is specified. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU (except } \\ & \text { QOOUJ-, Q00U-, } \\ & \text { Q01U-and } \\ & \text { Q02UCPU) } \end{aligned}$ |
| 4354 | MULTI-COM.ERROR <br> The character string which cannot be handled by the multiple CPU high-speed transmission dedicated instruction is specified. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU (except } \\ & \text { QOOUJ-, Q00U-, } \\ & \text { Q01U- and } \\ & \text { Q02UCPU) } \end{aligned}$ |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4355 | MULTI-COM.ERROR <br> The number of read/write data (number of request/receive data) for the multiple CPU highspeed transmission dedicated instruction specified by the program is not valid. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{gathered} \text { QnU (except } \\ \text { Q00UJ-, Q00U-, } \\ \text { Q01U- and } \\ \text { Q02UCPU) } \end{gathered}$ |
| 4400 | SFCP. CODE ERROR <br> No SFCP or SFCPEND instruction in SFC program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 4410 | CAN'T SET (BL) <br> The block number designated by the SFC program exceeds the range. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is B or later) <br> Qn(H) <br> QnPRH <br> QnU |
| 4411 | CAN'T SET (BL) <br> Block number designations overlap in SFC program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop |  |
| 4420 | CAN'T SET (S) <br> A step number designated in an SFC program exceeds the range. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop |  |
| 4421 | CAN'T SET (S) <br> Total number of steps in all SFC programs exceed the maximum. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | QOOJ/Q00/Q01 (Function version is B or later) Qn(H) QnPRH QnU LCPU |
|  |  | Increase the total number of step relays in the Device tab of the PLC Parameter dialog box. |  |  |  | QnU (first five digits of the serial number is 12052 or higher) |
| 4422 | CAN'T SET (S) <br> Step number designations overlap in SFC program. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) Qn(H) QnPRH QnU LCPU |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4423 | CAN'T SET (S) <br> The total number of (maximum step No.+1) of each block exceeds the total number of step relays. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Correct the total number of step relays so that it does not exceed the total number of (maximum step No.+1) of each block. | OFF | Flicker | Stop | Q00J/Q00/Q01 (Function version is B or later) QnU LCPU |
|  |  | Increase the total number of step relays in the Device tab of the PLC Parameter dialog box. |  |  |  | QnU (first five digits of the serial number is 12052 or higher) |
| 4430 | SFC EXE. ERROR <br> The SFC program cannot be executed. <br> - The data of the block data setting is illegal. <br> - The SFC data device of the block data setting is beyond the device setting range set in the PLC parameter. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> STOP $\rightarrow$ RUN | - Write the program to the CPU module again using the programming tool. <br> - After correcting the setting of the SFC data device, write it to the CPU module. <br> - After correcting the device setting range set in the PLC parameter, write it to the CPU module. | OFF | Flicker | Stop | QOOJ/Q00/Q01 (Function version is B or later) QnU LCPU |
| 4431 | SFC EXE. ERROR <br> The SFC program cannot be executed. <br> - The block parameter setting is abnormal. <br> ■ Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop |  |
| 4432 | SFC EXE. ERROR <br> The SFC program cannot be executed. <br> The structure of the SFC program is illegal. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/STOP $\rightarrow$ RUN | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop |  |
| 4500 | SFCP. FORMAT ERR. <br> The numbers of BLOCK and BEND instructions in an SFC program are not equal. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing $\mathrm{STOP} \rightarrow \text { RUN }$ | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 4501 | SFCP. FORMAT ERR. <br> The configuration of the STEP* to TRAN* to TSET to SEND instructions in the SFC program is incorrect. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing $\mathrm{STOP} \rightarrow \text { RUN }$ | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | Qn(H) <br> QnPH <br> QnPRH <br> LCPU |
| 4502 | SFCP. FORMAT ERR. <br> The structure of the SFC program is illegal. STEPI* instruction does not exist in the block of the SFC program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing $\mathrm{STOP} \rightarrow \text { RUN }$ | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | Q00J/Q00/001 <br> (Function version is $B$ or later) Qn(H) QnPRH QnU LCPU |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4503 | SFCP. FORMAT ERR. <br> The structure of the SFC program is illegal: <br> - The step specified in the TSET instruction does not exist. <br> - In jump transition, the host step number was specified as the destination step number. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> STOP $\rightarrow$ RUN | - Write the program to the CPU module again using the programming tool. <br> - Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) Qn(H) QnPRH |
|  | SFCP. FORMAT ERR. <br> The structure of the SFC program is illegal: <br> - The step specified in the TSET instruction does not exist. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When SFC program is executed |  |  |  |  | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 4504 | SFCP. FORMAT ERR. <br> The structure of the SFC program is illegal. The step specified in the TAND instruction does not exist. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When SFC program is executed | Write the program to the CPU module again using the programming tool. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> Qn(H) <br> QnPRH <br> QnU <br> LCPU |
| 4505 | SFCP. FORMAT ERR. <br> The structure of the SFC program is illegal. In the operation output of a step, the SET Sn/ BLmSn or RST Sn/BLmSn instruction was specified for the host step. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction is executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> QnU <br> LCPU |
| 4506 | SFCP. FORMAT ERR. <br> The structure of the SFC program is illegal. In a reset step, the host step number was specified as the destination step. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction is executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop |  |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4600 | SFCP. OPE. ERROR <br> The SFC program contains data that cannot be processed. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | Flicker/ ON | Stop/ Continue (can be set in the parameters at error occur- rence) | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 4601 | SFCP. OPE. ERROR <br> Exceeds device range that can be designated by the SFC program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | $\begin{aligned} & \text { Flicker/ } \\ & \text { ON } \end{aligned}$ | Stop/ Continue (can be set in the parameters at error occur- rence) |  |
| 4602 | SFCP. OPE. ERROR <br> The START instruction in an SFC program is preceded by an END instruction. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF/ON | $\begin{gathered} \text { Flicker/ } \\ \text { ON } \end{gathered}$ | Stop/ Continue (can be set in the parameters at error occur- rence) |  |
| 4610 | SFCP. EXE. ERROR <br> The active step information at presumptive start of the SFC program is incorrect. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> STOP $\rightarrow$ RUN | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. <br> The program is automatically subjected to an initial start. | ON | ON | Continue | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 4611 | SFCP. EXE. ERROR <br> Key-switch was reset during RUN when presumptive start was designated for SFC program. <br> ■ Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> STOP $\rightarrow$ RUN | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. <br> The program is automatically subjected to an initial start. | ON | ON | Continue | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 4620 | BLOCK EXE. ERROR <br> Startup was executed at a block in the SFC program that was already started up. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Qn(H) QnPH QnPRH QnU (first five digits of the serial number is 12052 or higher) |
| 4621 | BLOCK EXE. ERROR <br> Startup was attempted at a block that does not exist in the SFC program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | - Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. <br> - Turn ON if the special relay SM321 is OFF. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 4630 | STEP EXE. ERROR <br> Startup was executed at a block in the SFC program that was already started up. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> - Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |

Tab. 13-4: Error code list (4000 to 4999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 4631 | STEP EXE. ERROR <br> - Startup was attempted at the step that does not exist in the SFC program. Or, the step that does not exist in the SFC program was specified for end. <br> - Forced transition was executed based on the transition condition that does not exist in the SFC program. <br> Or, the transition condition for forced transition that does not exist in the SFC program was cancelled. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | - Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. <br> - Turn ON special relay SM321 if it is OFF. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is B or later) <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 4632 | STEP EXE. ERROR <br> There were too many simultaneous active steps in blocks that can be designated by the SFC program. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| 4633 | STEP EXE. ERROR <br> There were too many simultaneous active steps in all blocks that can be designated. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When instruction executed | Read the common information of the error using the programming tool, check error step corresponding to its numerical value (program error location), and correct the problem. | OFF | Flicker | Stop | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |

Tab. 13-4: Error code list (4000 to 4999)

### 13.6 Error code list (5000 to 5999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 5000 | WDT ERROR <br> The scan time of the initial execution type program exceeded the initial execution monitoring time specified in the PLC RAS setting of the PLC parameter. <br> ■ Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> Diagnostic Timing <br> Always | - Read the individual information of the error from the programming tool, check its value (time), and shorten the scan time. <br> - Change the initial execution monitoring time or the WDT value in the PLC RAS setting of the PLC parameter. <br> - Resolve the endless loop caused by jump transition. | OFF | Flicker | Stop | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  | WDT ERROR <br> - The power supply of the standby system is turned OFF. <br> - The tracking cable is disconnected or connected without turning off or resetting the standby system. <br> - The tracking cable is not secured by the connector fixing screws. <br> - Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> - Diagnostic Timing <br> Always | - Since power-off of the standby system increases the control system scan time, reset the WDT value, taking the increase of the control system scan time into consideration. <br> - When the tracking cable is disconnected during operation, securely connect it and restart the CPU module. If the same error is displayed again, the tracking cable or CPU module has a hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH |
|  | WDT ERROR <br> The scan time of the program exceeded the WDT value specified in the PLC RAS setting of the PLC parameter. <br> - Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> - Diagnostic Timing <br> Always | - Read the individual information of the error from the programming tool, check its value (time), and shorten the scan time. <br> - Change the initial execution monitoring time or the WDT value in the PLC RAS setting of the PLC parameter. <br> - Resolve the endless loop caused by jump transition. | OFF | Flicker | Stop | QCPU LCPU |
| 5001 | WDT ERROR <br> - The power supply of the standby system is turned OFF. <br> - The tracking cable is disconnected or connected without turning off or resetting the standby system. <br> - The tracking cable is not secured by the connector fixing screws. <br> - Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> Diagnostic Timing <br> Always | - Since power-off of the standby system increases the control system scan time, reset the WDT value, taking the increase of the control system scan time into consideration. <br> - When the tracking cable is disconnected during operation, securely connect it and restart the CPU module. If the same error is displayed again, the tracking cable or CPU module has a hardware fault. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH |

Tab. 13-5: Error code list (5000 to 5999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 5010 | PRG. TIME OVER <br> The program scan time exceeded the constant scan setting time specified in the PLC RAS setting of the PLC parameter. <br> - Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> - Diagnostic Timing <br> Always | - Review the constant scan setting time. <br> - Review the constant scan setting time and low speed program execution time in the PLC parameter so that the excess time of constant scan can be fully secured. | ON | ON | Continue | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  | PRG. TIME OVER <br> The low speed program execution time specified in the PLC RAS setting of the PLC parameter exceeded the excess time of the constant scan. <br> - Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> - Diagnostic Timing <br> Always |  |  |  |  | Qn(H) QnPH QnPRH |
|  | PRG. TIME OVER <br> The program scan time exceeded the constant scan setting time specified in the PLC RAS setting of the PLC parameter. <br> - Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> - Diagnostic Timing <br> Always | - Review the constant scan setting time in the PLC parameter so that the excess time of constant scan can be fully secured. |  |  |  | Q00J/Q00/Q01 |
| 5011 | PRG. TIME OVER <br> The scan time of the low speed execution type program exceeded the low speed execution watch time specified in the PLC RAS setting of the PLC parameter dialog box. <br> - Collateral information <br> - Common Information: Time (value set) <br> - Individual Information: Time (value actually measured) <br> - Diagnostic Timing <br> Always | - Read the individual information of the error using the programming tool, check the numerical value (time) there, and shorten scan time if necessary. <br> - Change the low speed execution watch time in the PLC RAS setting of the PLC parameter dialog box. | ON | ON | Continue | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |

Tab. 13-5: Error code list (5000 to 5999)

### 13.7 Error code list (6000 to 6999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6000 | FILE DIFF. <br> In a redundant system, the control system and standby system do not have the same programs and parameters. <br> The file type detected as different between the two systems can be checked by the file name of the error common information. <br> - The program is different. (File name = ********.QPG) <br> - The PLC parameters/network parameters/ redundant parameters are different. (File name = PARAM.QPA) <br> - The remote password is different. (File name = PARAM.QPA) <br> - The intelligent function module parameters are different. (File name = IPARAM.QPA) <br> - The device initial values are different. (File name = ********.QDI) <br> - The capacity of each write destination within the CPU for online pchange of multiple program blocks is different. (File name $=$ MBOC.QMB) (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: File name <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/At tracking cable connection/At changing to backup mode/At completion of write during RUN/At Switching execution/At switching both systems into RUN | - Match the programs and parameters of the control system and standby system. <br> - Verify the systems by either of the following procedures 1), 2) to clarify the differences between the files of the two systems, then correct a wrong file, and execute "Write to PLC" again. <br> 1) After reading the programs/parameters of System A using a programming tool, verify them with those of System B. <br> 2) Verify the programs/parameters saved in the offline environment with those written to the CPU modules of both systems. <br> - When the capacity of each write destination within the CPU for online change of multiple program blocks is different between the two systems, take corrective action 1) or 2). <br> 1) Using the memory copy from control system to standby system, copy the program memory from the control system to the standby system. <br> 2) Format the CPU module program memories of both systems. (For the capacity of each write destination within the CPU for online change of multiple program blocks, set the same value to both systems.) | OFF | Flicker | Stop | QnPRH |
| 6001 | FILE DIFF. <br> In a redundant system, the valid parameter drive settings (SW2, SW3) made by the DIP switches are not the same. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/At tracking cable connection/At operation mode change | Match the valid parameter drive settings (SW2, SW3) by the DIP switches of the control system and standby system. | OFF | Flicker | Stop | QnPRH |
| 6010 | OPE. MODE DIFF. <br> The operational status of the control system and standby system in the redundant system is not the same. <br> (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | Synchronise the operation statuses of the control system and standby system. | ON | ON | Continue | QnPRH |
| 6020 | OPE. MODE DIFF. <br> At power ON/reset, the RUN/STOP switch settings of the control system and standby system are not the same in a redundant system. (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | Set the RUN/STOP switches of the control system and standby system to the same setting. | OFF | Flicker | Stop | QnPRH |

Tab. 13-6:
Error code list (6000 to 6999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6030 | UNIT LAY. DIFF. <br> - In a redundant system, the module configuration differs between the control system and standby system. <br> - The network module mode setting differs between the two systems. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: Module No. <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset/At tracking cable connection/At operation mode change | - Match the module configurations of the control system and standby system. <br> - In the redundant setting of the network parameter dialog box, match the mode setting of System B to that of System A. | OFF | Flicker | Stop | QnPRH |
| 6035 | UNIT LAY. DIFF. <br> In a redundant system, the CPU module model name differs between the control system and standby system. <br> (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset/At tracking cable connection/At operation mode change | Match the model names of the control system and standby system. | OFF | Flicker | Stop | QnPRH |
| 6036 | UNIT LAY. DIFF. <br> A difference in the remote I/O configuration of the MELSECNET/H multiplexed remote I/O network between the control system and standby system of a redundant system was detected. (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: Module No. <br> - Individual Information: - <br> ■ Diagnostic Timing <br> Always | Check the network cables of the MELSECNET/H multiplexed remote I/O network for disconnection. | OFF | Flicker | Stop | QnPRH |
| 6040 | CARD TYPE DIFF. <br> In a redundant system, the memory card installation status (installed/not installed) differs between the control system and standby system. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | Match the memory card installation statuses (installed/not installed) of the control system and standby system. | OFF | Flicker | Stop | QnPRH |
| 6041 | CARD TYPE DIFF. <br> In a redundant system, the memory card type differs between the control system and standby system. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset | Match the memory card types of the control system and standby system. | OFF | Flicker | Stop | QnPRH |
| 6050 | CAN'T EXE. MODE. <br> The function inexecutable in the debug mode or operation mode (backup/separate mode) was executed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> Always | Execute the function in the debug mode or operation mode (backup/separate mode). | ON | ON | Continue | QnPRH |

Tab. 13-6: Error code list (6000 to 6999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6060 | CPU MODE DIFF. <br> In a redundant system, the operation mode (backup/separate) differs between the control system and standby system. <br> (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/At tracking cable connection/ | Match the operation modes of the control system and standby system. | OFF | Flicker | Stop | QnPRH |
| 6061 | CPU MODE DIFF. <br> In a redundant system, the operation mode (backup/separate) differs between the control system and standby system. <br> (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When an END instruction executed | Match the operation modes of the control system and standby system. | OFF | Flicker | Stop | QnPRH |
| 6062 | CPU MODE DIFF. <br> Both System $A$ and $B$ are in the same system status (control system). <br> (This can be detected from the system B of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset/At tracking cable connection/ | Power the CPU module (System B) which resulted in a stop error, OFF and then ON. | OFF | Flicker | Stop | QnPRH |
| 6100 | TRK. TRANS. ERR. <br> - An error (e.g. retry limit exceeded) occurred in tracking data transmission. <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> - Collateral information <br> - Common Information: Tracking transmission data classification <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |
| 6101 | TRK. TRANS. ERR. <br> - A timeout error occurred in tracking (data transmission). <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: Tracking transmission data classification <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |

Tab. 13-6: Error code list (6000 to 6999)

| Error code | Error contents and cause | Corrective action | LED status |  | $\begin{aligned} & \text { CPU } \\ & \text { status } \end{aligned}$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6102 | TRK. TRANS. ERR. <br> A data sum value error occurred in tracking (data reception). <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |
| 6103 | TRK. TRANS. ERR. <br> - A data error (other than sum value error) occurred in tracking (data reception). (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |
| 6105 | TRK. TRANS. ERR. <br> - An error (e.g. retry limit exceeded) occurred in tracking (data transmission). <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: Tracking transmission data classification <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |
| 6106 | TRK. TRANS. ERR. <br> - A timeout error occurred in tracking (data transmission). <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: Tracking transmission data classification <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |
| 6107 | TRK. TRANS. ERR. <br> A data sum value error occurred in tracking (data reception). <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |

Tab. 13-6: Error code list (6000 to 6999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6108 | TRK. TRANS. ERR. <br> - A data error (other than sum value error) occurred in tracking (data reception). (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | ON | ON | Continue | QnPRH |
| 6110 | TRK. SIZE ERROR <br> The tracking capacity exceeded the allowed range. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: Tracking capacity excess error factor <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When an END instruction executed | Reexamine the tracking capacity. | ON | ON | Continue | QnPRH |
| 6111 | TRK. SIZE ERROR <br> The control system does not have enough file register capacity for the file registers specified in the tracking settings. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> When an END instruction executed | Switch to the file registers of which capacity is greater than the file registers specified in the tracking settings. | ON | ON | Continue | QnPRH |
| 6112 | TRK. SIZE ERROR <br> File registers greater than those of the standby system were tracked and transmitted from the control system. <br> (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> When an END instruction executed | Switch to the file registers of which capacity is greater than the file registers specified in the tracking settings. | ON | ON | Continue | QnPRH |
| 6120 | TRK. CABLE ERR. <br> - A start was made without the tracking cable being connected. <br> - A start was made with the tracking cable faulty. <br> - As the tracking hardware on the CPU module side was faulty, communication with the other system could not be made via the tracking cable. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/At reset | Make a start after connecting the tracking cable. If the same error still occurs, this indicates the tracking cable or CPU module side tracking transmission hardware is faulty. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | QnPRH |

Tab. 13-6:
Error code list (6000 to 6999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU <br> status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6130 | TRK. DISCONNECT <br> - The tracking cable was removed. <br> - The tracking cable became faulty while the CPU module is running. <br> - The CPU module side tracking hardware became faulty. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - If the tracking cable was removed, connect the tracking cable to the connectors of the CPU modules of the two systems. <br> - When the error is not resolved after connecting the tracking cable to the connectors of the CPU modules of the two systems and resetting the error, the tracking cable or CPU module side tracking hardware is faulty. Contact your local Mitsubishi representative. | ON | ON | Continue | QnPRH |
| 6140 | TRK.INIT. ERROR <br> - The other system did not respond during initial communication at power $0 \mathrm{~N} /$ reset. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | - Power the corresponding CPU module OFF and then ON again, or reset it and then unreset. If the same error still occurs, this indicates the CPU module is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | OFF | Flicker | Stop | QnPRH |
| 6200 | CONTROL EXE. <br> The standby system has been switched to the control system in a redundant system. (Detected by the CPU that was switched from the standby system to the control system). <br> Since this error code does not indicate the error information of the CPU module but indicates its status, the error code and error information are not stored into SD0 to SD26, but are stored into the error log every system switching. (Check the error information by reading the error log using the programming tool.) <br> - Collateral information <br> - Common Information: Reason(s) for system switching <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - | ON | OFF | No error | QnPRH |
| 6210 | STANDBY <br> The control system has been switched to the standby system in a redundant system. <br> (Detected by the CPU that was switched from the standby system to the control system). <br> Since this error code does not indicate the error information of the CPU module but indicates its status, the error code and error information are not stored into SD0 to SD26, but are stored into the error log every system switching. (Check the error information by reading the error log using the programming tool.) <br> - Collateral information <br> - Common Information: Reason(s) for system switching <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - | ON | OFF | No error | QnPRH |

Tab. 13-6:

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6220 | CAN'T SWITCH <br> System switching cannot be executed due to standby system error/ tracking cable error/ online module change in execution at separate mode. <br> Causes for switching system at control system are as follows: <br> - System switching by SP. CONTSW instruction <br> - System switching request from network module <br> - Collateral information <br> - Common Information: Reason(s) for system switching <br> - Individual Information: Reason(s) for system switching failure <br> - Diagnostic Timing <br> At switching execution | - Check the status of the standby system and resolve the error. <br> - Complete the online module change. | ON | ON | No error | QnPRH |
| 6300 | STANDBY SYS. DOWN <br> Any of the following errors was detected in the backup mode. <br> - The standby system has not started up in the redundant system. <br> - The standby system has developed a stop error in the redundant system. <br> - The CPU module in the debug mode was connected to the operating control system. <br> (This can be detected from the control system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check whether the standby system is on or not, and if it is not on, power it on. <br> - Check whether the standby system has been reset or not, and if it has been reset, unreset it. <br> - Check whether the standby system has developed a stop error or not, and if it has developed the error, remove the error factor and restart it. <br> - When the CPU module in the debug mode was connected to the control system operating in the backup mode, make connection so that the control system and standby system are combined correctly. | ON | ON | Continue | QnPRH |
| 6310 | CONTROL SYS. DOWN <br> Any of the following errors was detected in the backup mode. <br> - The control system has not started up in the redundant system. <br> - The control system has developed a stop error in the redundant system. <br> - The CPU module in the debug mode was connected to the operating standby system. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - The standby system exists but the control system does not exist. <br> - Check whether the system other than the standby system is on or not, and if it is not on, power it on. <br> - Check whether the system other than the standby system has been reset or not, and if it is has been reset, unreset it. <br> - Check whether the system other than the standby system has developed a stop error or not, and if has developed the error, remove the error factor, set the control system and standby system to the same operating status, and restart. <br> - When the CPU module in the debug mode was connected to the control system operating in the backup mode, make connection so that the control system and control system are combined correctly. <br> - Confirm the redundant system startup procedure, and execute a startup again. | OFF | Flicker | Stop | QnPRH |
| 6311 | CONTROL SYS. DOWN <br> - As consistency check data have not been transmitted from the control system in a redundant system, the other system cannot start as a standby system. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the standby system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | - Replace the tracking cable. If the same error still occurs, this indicates the CPU module is faulty. Contact your local Mitsubishi representative. <br> - Confirm the redundant system startup procedure, and execute a startup again. | OFF | Flicker | Stop | QnPRH |
| 6312 |  |  |  |  |  |  |

Tab. 13-6:
Error code list (6000 to 6999)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU <br> status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 6313 | CONTROL SYS. DOWN <br> The control system detected the error of the system configuration and informed the standby system (host system) in the redundant system. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | Restart the system after checking that the connection between base unit and the system configuration (type/number/parameter of module) are correct. | OFF | Flicker | Stop | QnPRH (first five digits of the serial number of the CPU module is 09102 or higher) |
| 6400 | PRG. MEM. CLEAR <br> The memory copy from control system to standby system was executed, and the program memory was cleared. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At execution of the memory copy from control system to standby system | After the memory copy from control system to standby system is completed, switch power OFF and then ON, or make a reset. | OFF | Flicker | Stop | QnPRH |
| 6410 | MEM.COPY EXE] <br> The memory copy from control system to standby system was executed. <br> (This can be detected from the control system of the redundant system.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At execution of the memory copy from control system to standby system | After the memory copy from control system to standby system is completed, switch power OFF and then ON, or make a reset. | ON | ON | Continue | QnPRH |
| 6500 | TRK. PARA. ERROR <br> The file register file specified in the tracking setting of the PLC parameter dialog box does not exist. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset | Read the individual information of the error using the programming tool, and check and correct the drive name and file name. Create the specified file. | OFF | Flicker | Stop | QnPRH |
| 6501 | TRK. PARA. ERROR <br> The file register range specified in the device detail setting of the tracking setting of the PLC parameter dialog box exceeded the specified file register file capacity. <br> - Collateral information <br> - Common Information: File name/Drive name <br> - Individual Information: Parameter No. <br> - Diagnostic Timing <br> At power ON/At reset | Read the individual information of the error using the programming tool, and increase the file register capacity. | OFF | Flicker | Stop | QnPRH |

Tab. 13-6:
Error code list (6000 to 6999)

### 13.8 Error code list (7000 to 10000)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 7000 | MULTI CPU DOWN <br> - In the operating mode of a multiple CPU system, a CPU error occurred at the CPU where "All station stop by stop error of CPU " was selected. <br> - In a multiple CPU system, a CPU module incompatible with the multiple CPU system was mounted. <br> - CPU modules other than CPU No. 1 were removed from the base unit in operation, or reset. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> ■ Diagnostic Timing <br> Always <br> MULTI CPU DOWN <br> In a multiple CPU system, CPU other than CPU No. 1 cannot be started up due to stop error of the CPU No. 1 at power-on, which occurs to CPU No. 2 to No. 4 . <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | - Read the individual information of the error using the programming tool, identify the error of the CPU module, and remove the error. <br> - Remove the CPU module incompatible with the multiple CPU system from the main base unit. <br> - Check the mounting status of CPU modules other than CPU No. 1 and whether the CPU modules were reset. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
| 7002 | MULTI CPU DOWN <br> - There is no response from the target CPU module in a multiple CPU system during initial communication. <br> - In a multiple CPU system, a CPU module incompatible with the multiple CPU system was mounted. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests the hardware fault of any of the CPU modules. Contact your local Mitsubishi representative.) <br> - Remove the CPU module incompatible with the multiple CPU system from the main base unit. <br> Or, replace the CPU module incompatible with the multiple CPU system with the compatible one. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH |
|  | MULTI CPU DOWN <br> There is no response from the target CPU module in a multiple CPU system during initial communication. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, this suggests the hardware fault of any of the CPU modules. Contact your local Mitsubishi representative. |  |  |  | QnU (except QOOUJCPU) |
| 7003 | MULTI CPU DOWN <br> There is no response from the target CPU module in a multiple CPU system at initial communication stage. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> ■ Diagnostic Timing <br> At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, this suggests the hardware fault of any of the CPU modules. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH |
| 7004 | MULTI CPU DOWN <br> In a multiple CPU system, a data error occurred in communication between the CPU modules. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> Always | - Check the system configuration to see if modules are mounted in excess of the number of I/O points. <br> - When there are no problems in the system configuration, this indicates the CPU module hardware is faulty. <br> Contact your local Mitsubishi representative. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) |

Tab. 13-7: $\quad$ Error code list (7000 to 10000)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 7010 | MULTI EXE. ERROR <br> - In a multiple CPU system, a faulty CPU module was mounted. <br> - In a multiple CPU system, a CPU module incompatible with the multiple CPU system was mounted. (The CPU module compatible with the multiple CPU system was used to detect an error.) <br> - In a multiple CPU system, any of the CPU No. 2 to 4 was reset with power ON. (The CPU whose reset state was cancelled was used to detect an error.) <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Read the individual information of the error using the programming tool, and replace the faulty CPU module. <br> - Replace the CPU module with the one compatible with the multiple CPU system. <br> - Do not reset any of the No. 2 to 4 CPU modules. <br> - Reset CPU No. 1 and restart the multiple CPU system. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
|  | MULTI EXE. ERROR <br> The PC CPU module-compatible software package (PPC-DRV-01) whose version is 1.06 or earlier is used in a multiple CPU system. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Change the version of the PC CPU module-compatible software package (PPC-DRV-01) to 1.07 or later. |  |  |  | Q00/Q01 (Function version is B or later) |
|  | MULTI EXE. ERROR <br> The Q172(H)CPU(N) or Q173(H)CPU(N) is mounted on the multiple CPU high-speed main base unit (Q3 $\square D B$ ). <br> (This may result in a module failure.) <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Replace the Q172(H)CPU(N) and Q173(H)CPU(N) with the Motion CPU compatible with the multiple CPU high-speed main base unit. |  |  |  | Qn(H) (first 5 digits of serial No. is 09082 or higher) QnPH (first 5 digits of serial No. is 09082 or higher) |
|  | MULTI EXE. ERROR <br> The Universal model QCPU (except Q02UCPU) and Q172(H)CPU(N) are mounted on the same base unit. <br> (This may result in a module failure.) <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Check the QCPU and Motion CPU that can be used in a multiple CPU system, and change the system configuration. |  |  |  | Qn(H) (first 5 digits of serial No. is 09082 or higher) QnPH (first 5 digits of serial No. is 09082 or higher) |
| 7011 | MULTI EXE. ERROR <br> Either of the following settings was made in a multiple CPU system. <br> - Multiple CPU automatic refresh setting was made for the inapplicable CPU module. <br> - "I/O sharing when using multiple CPUs" setting was made for the inapplicable CPU module. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Correct the settings. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) QnU (except QOOUJCPU) |

Tab. 13-7: $\quad$ Error code list (7000 to 10000)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU <br> status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 7011 | MULTI EXE. ERROR <br> The system configuration for using the Multiple CPU high speed transmission function is not met. <br> - The QnUCPU is not used for the CPU No.1. <br> - The Multiple CPU high speed main base unit Q3 $\square \mathrm{BD}$ is not used. <br> - Points other than 0 is set to the send range for the CPU module incompatible with the multiple CPU high speed transmission function. <br> - Points other than 0 is set to the send range for the CPU module incompatible with the multiple CPU. <br> ■ Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Change the system configuration to meet the conditions for using the Multiple CPU high speed transmission function. <br> - Set the send range of CPU, that does not correspond to multiple CPU compatible area, at 0 point, when performing automatic refreshing in multiple CPU compatible area. | OFF | Flicker | Stop | $\begin{gathered} \text { QnU (except } \\ \text { Q00UJ-, Q00U-, } \\ \text { Q01U- and } \\ \text { Q02UCPU) } \end{gathered}$ |
| 7013 | MULTI EXE. ERROR <br> The Q172(H)CPU(N) or Q173(H)CPU(N) is mounted to the CPU slot or slots 0 to 2 . <br> (The module may break down.) <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Check the QCPU and Motion CPU that can be used in a multiple CPU system, and change the system configuration. <br> - Remove the Motion CPU incompatible with the multiple CPU system. | OFF | Flicker | Stop | QnU |
| 7020 | MULTI CPU ERROR <br> In the operating mode of a multiple CPU system, an error occurred in the CPU where "system stop" was not selected. <br> (The CPU module where no error occurred was used to detect an error.) <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing Always | Read the individual information of the error using the programming tool, check the error of the CPU module resulting in CPU module fault, and remove the error. | ON | ON | Continue | Q00/Q01 (Function version is B or later) Qn(H) (Function version is B or later) QnPH QnU (except QOOUJCPU) |
| 7030 | CPU LAY. ERROR <br> An assignment error occurred in the CPUmountable slot (CPU slot, I/O slot 0,1) in excess of the number of CPU modules specified in the multiple CPU setting of the PLC parameter dialog box. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Set the same value to the number of CPU modules specified in the multiple CPU setting of the PLC parameter dialog box and the number of mounted CPU modules (including CPU (empty)). <br> - Make the type specified in the $\mathrm{I} / 0$ assignment setting of the PLC parameter dialog box consistent with the CPU module configuration. | OFF | Flicker | Stop | Q00J/Q00/Q01 (Function version is $B$ or later) QnU |
| 7031 | CPU LAY. ERROR <br> An assignment error occurred within the range of the number of CPUs specified in the multiple CPU setting of the PLC parameter dialog box. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Set the same value to the number of CPU modules specified in the multiple CPU setting of the PLC parameter dialog box and the number of mounted CPU modules (including CPU (empty)). <br> - Make the type specified in the $\mathrm{I} / 0$ assignment setting of the PLC parameter dialog box consistent with the CPU module configuration. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is B or later) QnU |
| 7032 | CPU LAY. ERROR <br> The number of CPU modules mounted in a multiple CPU system is wrong. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Configure a system so that the number of mountable modules of each CPU module does not exceed the maximum number of mountable modules specified in the specification. | OFF | Flicker | Stop | Q00/Q01 (Function version is B or later) QnU (except Q00UJCPU) |

Tab. 13-7: $\quad$ Error code list (7000 to 10000)

| Error code | Error contents and cause | Corrective action | LED status |  | CPU status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RUN | ERR. |  |  |
| 7035 | CPU LAY. ERROR <br> The CPU module has been mounted on the inapplicable slot. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | Mount the CPU module on the applicable slot. | OFF | Flicker | Stop | Q00J/Q00/Q01 <br> (Function version is $B$ or later) QnPRH QnU |
| 7036 | CPU LAY. ERROR <br> The host CPU No. set by the multiple CPU setting and the host CPU No. determined by the mounting position of the CPU module are not the same. <br> - Collateral information <br> - Common Information: Module No. (CPU No.) <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/ At reset | - Mount the mounting slot of the CPU module correctly. <br> - Correct the host CPU No. set by the multiple CPU setting to the CPU No. determined by the mounting position of the CPU module. | OFF | Flicker | Stop | $\begin{gathered} \text { QnU (except } \\ \text { QOOUJ-, Q00U-, } \\ \text { Q01U-and } \\ \text { Q02UCPU) } \end{gathered}$ |
| 8031 | INCORRECT FILE <br> The error of stored file (enabled parameter file) is detected. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: File diagnostic information <br> - Diagnostic Timing <br> At power ON/ At reset/STOP $\rightarrow$ RUN/ <br> At writing to programmable controller | Write the file shown as SD17 to SD22 of individual information to the drive shown as SD16(L) of individual information, and turn ON from OFF the power supply of the CPU module or cancel the reset. <br> If the same error is displayed again, this indicates the CPU module hardware is faulty. Contact your local Mitsubishi representative. | OFF | Flicker | Stop | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| 9000 | $F^{* * * *}$ <br> Annunciator (F) was set ON. <br> (The "****" portion of the error message indicates an annunciator number.) <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: Annunciator number <br> - Diagnostic Timing <br> When instruction executed | Read the individual information of the error using the programming tool, and check the program corresponding to the numerical value (annunciator number). | ON | $\begin{gathered} \text { ON/OFF } \\ \text { USER } \\ \text { LED: } \\ \text { ON } \end{gathered}$ | Continue | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| 9010 | <CHK> ERR <br> Error detected by the CHK instruction. <br> - Collateral information <br> - Common Information: Program error location <br> - Individual Information: Error number <br> - Diagnostic Timing <br> When instruction executed | Read the individual information of the error using the programming tool, and check the program corresponding to the numerical value (error number). | ON | $\begin{gathered} \hline \text { OFF } \\ \text { USER } \\ \text { LED: } \\ \text { ON } \end{gathered}$ | Continue | $\begin{aligned} & \hline \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 9020 | BOOT OK <br> Storage of data onto ROM was completed normally in automatic write to standard ROM. <br> (BOOT LED also flickers.) <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> - Diagnostic Timing <br> At power ON/At reset | Use the DIP switches to set the valid parameter drive to the standard ROM. Then, switch power on again, and perform boot operation from the standard ROM. | OFF | Flicker | Stop | Qn(H) (Function version is B or later) QnPH QnPRH |
| 10000 | CONT.UNIT ERROR <br> In the multiple CPU system, an error occurred in the CPU module other than the Process CPU/ High performance model QCPU. <br> - Collateral information <br> - Common Information: - <br> - Individual Information: - <br> ■ Diagnostic Timing <br> Always | Check the details of the generated error by connecting to the corresponding CPU module. | OFF | Flicker | Continue | Qn(H) (Function version is B or later) QnPH |

Tab. 13-7: $\quad$ Error code list (7000 to 10000)

### 13.9 Error codes returned to request source

If an error occurs at communication request from a programming tool, intelligent function module, or network system, the CPU module returns an error code to the request source.
This error code is not stored in SD0 because the error is not the one detected by the selfdiagnostic function of the CPU module.
When the request source is a programming tool, a message and an error code are displayed on the programming tool. When the request source is an intelligent function module or network system, the CPU module returns an error code corresponding to the requested processing.

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4000H | Common error | Serial communication sum check error | - Connect the serial communication cable correctly. <br> - Take noise reduction measures. |
| 4001H |  |  | - Check the command data of the MC protocol, |
| 4002H |  | Unsupported request was executed. | - Check the CPU module model name selected in the programming tool. |
| 4003H |  | Command for which a global request cannot be performed was executed. | Check the command data of the MC protocol, etc. |
| 4004H |  | Any operation for the CPU module is prohibited by the system protect function provided against the following events. <br> - The system protect switch is ON. <br> - The CPU module is starting. | - Set the system protect switch of the CPU module to OFF. <br> - Perform operation again after the CPU module has completed starting. |
| 4005H |  | The volume of data handled according to the specified request is too large. | Check the command data of the MC protocol, etc. |
| 4006H |  | Serial communication could not be initialized. | - Check with the external device maker for the support condition. <br> - Check the CPU module model name selected in the programming tool. |
| 4008H |  | The CPU module is BUSY. (The buffer is not vacant). | After the free time has passed, reexecute the request. |
| 4010H | CPU mode error | Since the CPU module is running, the request contents cannot be executed. | Execute after setting the CPU module to STOP status. |
| 4013H |  | Since the CPU module is not in a STOP status, the request contents cannot be executed. |  |
| 4021H | CPU file related error | The specified drive memory does not exist or there is an error. | - Check the specified drive memory status. <br> - After backing up the data in the CPU module, execute programmable controller memory format. |
| 4022H |  | The file with the specified file name or file No. does not exist. | Check the specified file name and file No. |
| 4023H |  | The file name and file No. of the specified file do not match. | Delete the file and then recreate the file. |
| 4024H |  | The specified file cannot be handled by a user. | Do not access the specified file. |
| 4025H |  | The specified file is processing the request from another programming tool. | Complete the current processing and then send the request again. |
| 4026H |  | Any of the file password, drive keyword, or file password 32 set in advance to the target drive (memory) must be specified. | Specify any of the file password, drive keyword, or file password 32 set in advance to the target drive (memory) and then access. |
| 4027H |  | The specified range is larger than the file size range. | Check the specified range and access within that range. |
| 4028H |  | The same file already exists. | Reexecute after changing the file name. |
| 4029H |  | The specified file capacity cannot be obtained. | Revise the specified file contents. Or reexecute after cleaning up and reorganizing the specified drive memory. |
| 402Aн |  | The specified file is abnormal. | After backing up the data in the CPU module, execute programmable controller memory format. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 402BH | CPU file related error | The request contents cannot be executed in the specified drive memory. | Execute again after setting the CPU module to the STOP status. Execute programmable controller memory arrangement to increase the continuous free space of the drive (memory). |
| 402CH |  | The requested operation cannot be executed currently. | Execute again after a while. |
| 4030H | CPU device specified error | The specified device name cannot be handled. | Check the specified device name. |
| 4031H |  | The specified device No. is outside the range. | - Check the specified device No. <br> - Check the device assignment parameters of the CPU module. |
| 4032H |  | There is a mistake in the specified device qualification. The unusable device name (TS, TC, SS, SC, CS, CC) must be specified in MC protocol random reading, random writing (word), monitor registration and monitor command. | - Check the specified device qualification method. <br> - Check the specified device name. |
| 4033H |  | Writing cannot be done because the specified device is for system use. | Do not write the data in the specified device, and do not turn on or off. |
| 4034H |  | Cannot be executed since the completion device for the dedicated instruction cannot be turned ON. | Since the completion device for the target station CPU module cannot be turned ON by the SREAD instruction/ SWRITE instruction, execute again after setting the operating status of the target station CPU module to the RUN status. |
| 4040H | Intelligent function module specification error | The request contents cannot be executed in the specified intelligent function module. | Check whether the specified module is the intelligent function module having the buffer memory. |
| 4041H |  | The access range exceeds the buffer memory range of the specified intelligent function module. | Check the header address and access number of points and access using a range that exists in the intelligent function module. |
| 4042H |  | The specified intelligent function module cannot be accessed. | - Check that the specified intelligent function module is operating normally. <br> - Check the specified module for a hardware fault. |
| 4043H |  | The intelligent function module does not exist in the specified position. | Check the I/O No. of the specified intelligent function module. |
| 4044H |  | A control bus error occurred during access to the intelligent function module. | Check the specified intelligent function module and other modules and base units for a hardware fault. |
| 4050H | Protect error | The request contents cannot be executed because the memory card write protect switch is on. | Turn off the memory card write protect switch. |
| 4051H |  | The specified device memory cannot be accessed. | Check the following and take countermeasures. <br> - Is the memory one that can be used? <br> - Is the specified drive memory correctly installed? |
| 4052H |  | The specified file attribute is read only so the data cannot be written. | Do not write data in the specified file. Or change the file attribute. |
| 4053H |  | An error occurred when writing data to the specified drive memory. | Check the specified drive memory. Or reexecute write after changing the corresponding drive memory. |
| 4054H |  | An error occurred when deleting the data in the specified drive memory. | Check the specified drive memory. Or re-erase after replacing the corresponding drive memory. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4060H | Online registration error | The online debug function (such as online change, sampling trace, and monitoring condition setting) and the data logging function are being executed with another programming tool. | - Finish the operation of another programming tool and then execute the function. <br> - If the operation of another programming tool is on hold, resume with that programming tool to complete the operation, and then execute the function again. |
| 4061H |  | Communication of the online debug function was unsuccessful. | - Register an online debug function (such as online change, sampling trace, and monitoring condition setting) and then establish a communication. <br> - Execute again after checking the communication route such as the communication cable. |
| 4063H |  | The registered number of locked files exceeded the maximum value. | Finish the file access from another programming tool, and then execute again. |
| 4064H |  | Settings for the online debug function (such as online change, sampling trace, and monitoring condition setting) and for the data logging function are incorrect. | - Check the settings for the online debug function (such as online change, sampling trace, and monitoring condition setting) and data logging function. <br> - Execute again after checking the communication route such as the communication cable. |
| 4065H |  | The device allocation information differs from the parameter. | Check the device assignment parameters of the CPU module or the device assignment of the request data. |
| 4066H |  | The specified drive keyword, file password, or file password 32 is incorrect. | - Correct the drive keyword of the specified drive. <br> - Correct the file password of the specified file. <br> - Correct the file password 32 of the specified file. |
| 4067H |  | Monitor communication was unsuccessful. | - Check the system area capacity of the user setting specified for programmable controller memory format. <br> - Execute again after checking the communication route such as the communication cable. |
| 4068H |  | Operation is disabled because it is being performed with another programming tool. | Finish the operation of another programming tool and then execute again. |
| 406AH |  | The drive (memory) number that cannot be handled (other than 0 to 4 ) was specified. | Check the specified drive and specify the correct drive. |
| 4070H | Circuit inquiry error | The program not yet corrected and the one corrected by online program change are different. | Read the program from the CPU module to match it with that of the programming tool, and then execute online change again. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4080H | Other errors | Request data error | Check the request data that has been specified. |
| 4081H |  | The sort subject cannot be detected. | Check the data to be searched. |
| 4082H |  | The specified command is executing and therefore cannot be executed. | Complete the processing for a request from another programming tool and then execute the command again. |
| 4083H |  | An attempt was made to perform operation for the program not registered to the parameters. | Register the program to the parameters. |
| 4084H |  | The specified pointer P, I did not exist. | Check the pointer P, I in the specified data. |
| 4085H |  | Pointer P, I cannot be specified because the program is not specified in the parameter. | Specify pointer P, I after registering the program to be executed in the parameter. |
| 4086H |  | Pointer P, I has already been added. | Check the pointer No. to be added and make correction. |
| 4087H |  | Trying to specify too many pointer P, I. | Check the specified pointer P, I and make a correction. |
| 4088H |  | - The specified step number is not at the head of the instruction. <br> - Contents of the program is different from those stored in the CPU module. | - Check and correct the specified step No. <br> - Read the program from the CPU module to match it with that of the programming tool, and then execute online change again. |
| 4089H |  | An attempt was made to insert/delete the END instruction by online program change. | - Check the specified program file contents. <br> - Write the program after setting the CPU module to the STOP status. |
| 408AH |  | The file capacity was exceeded by the write during Run. | - Check the capacity of the specified program file. <br> - Write the program after setting the CPU module to the STOP status. |
| 408BH |  | The remote request cannot be executed. | - Reexecute after the CPU module is in a status where the mode request can be executed. <br> - For remote operation, set the parameter to "Enable remote reset". |
| 408CH |  | An attempt was made to remote-start the program, which uses the CHK instruction, as a low speed program. | The program including the CHK instruction cannot be executed at low speed. Execute again after checking the program. |
| 408DH |  | The instruction code that cannot be handled exists. | - Check whether the model of the used CPU module is correct or not. <br> - The program where online change was attempted includes the instruction that cannot be handled by the CPU module specified for the project. Check the program and delete the instruction. |
| 408EH |  | The write step is illegal. | - Write the program after setting the CPU module to the STOP status. <br> - The starting position of online program change is not specified with the correct program step No. Check whether the programming tool supports the model and version of the CPU module that is specified for the project. |
| 40AOH | SFC device specification error | A block No. outside the range was specified. | Check the setting contents and make a correction. |
| 40A1H |  | A number of blocks that exceeds the range was specified. | Check the number of settings and make a correction. |
| 40A2H |  | A step No. that is outside the range was specified. | Check the setting contents and make a correction. |
| 40A3H |  | Step range limit exceeded | Check the number of settings and make a correction. |
| 40A4H |  | The specified sequence step No. is outside the range. | Check the setting contents and make a correction. |
| 40A5H |  | The specified device is outside the range. | Check the number of settings and make a correction. |
| 40A6H |  | The block specification pattern and step specification pattern were wrong. | Check the setting contents and make a correction. |
| 40BOH | SFC file related error | The drive (memory) specified in SFC file operation is wrong. | Check the setting contents and make a correction. |
| 40B1H |  | The SFC program specified in SFC file operation does not exist. | Check the specified file name and make a correction. |
| 40B2H |  | The program specified in SFC file operation is not an SFC program. | Check the specified file name and make a correction. |
| 40B3H |  | Using online program change of SFC, an attempt was made to execute rewrite operation of the "SFC dedicated instruction", such as the "STEP start instruction or transition start instruction", that shows an SFC chart. (SFC dedicated instruction cannot be written during RUN.) | Write the program after setting the CPU module to the STOP status. |

Tab. 13-8:
Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4100 H | Other errors | CPU module hardware fault | Change the CPU module. |
| 4101H |  | Serial communication connection was executed for a different CPU module series. | Check the CPU module series. |
| 4102H |  | An attempt was made to erase the Flash ROM during use of the file register. | Execute again after setting the CPU module to the STOP status. |
| 4103H |  | The instruction written during RUN is wrong or illegal. | Execute online program change again, or write the program after setting the CPU module to the STOP status. |
| 4105H |  | CPU module internal memory hardware fault | Change the CPU module. |
| 4106H |  | The command cannot be executed since the CPU module is performing system initialization processing. | Execute the operation again after the CPU module has started. |
| 4107H |  | An attempt was made to perform the operation of a function unavailable for the target CPU module model name. | Do not execute the function unsupported by the target CPU module. |
| 4108H |  | Operation cannot be made normally by device monitor/test. | Execute device monitor/test again. Before execution, check that access is not made to the access prohibited area. |
| 4109H |  | The specified operation cannot be executed since the monitoring, set the condition for other application in same computer, is in execution. | Execute the request again after deregistering the monitoring condition on the same screen. |
| 410Ан |  | The specified command cannot be executed because of online program change. | Execute the request again after the online program change. |
| 410BH |  | The registration of monitoring condition was canceled because of online program change. | Execute the registration of monitoring condition again after the online program change. |
| 4110H | CPU module error | Since the CPU module is in a stop error status, it cannot execute the request. | Execute the request again after resetting the CPU module. |
| 4111H |  | The requested operation cannot be performed since the other CPU modules have not yet started in the multiple CPU system. | Execute the request again after the other CPU modules have started. |
| 4121H | File-related errors | The specified drive (memory) or file does not exist. | Execute again after checking the specified drive (memory) or file. |
| 4122H |  | The specified drive (memory) or file does not exist. | Execute again after checking the specified drive (memory) or file. |
| 4123H |  | The specified drive (memory) is abnormal. | Execute programmable controller memory format to make the drive (memory) normal. In the case of the Flash ROM, check the data to be written to the Flash ROM, and write them to the Flash ROM. |
| 4124H |  | The specified drive (memory) is abnormal. | Execute programmable controller memory format to make the drive (memory) normal. In the case of the Flash ROM, check the data to be written to the Flash ROM, and write them to the Flash ROM. |
| 4125H |  | The specified drive (memory) or file is performing processing. | Execute again after a while. |
| 4126H |  | The specified drive (memory) or file is performing processing. | Execute again after a while. |
| 4127H |  | File password mismatch | Execute again after checking the file password. |
| 4128H |  | File password mismatch with copy destination | Execute again after checking the file password. |
| 4129H |  | Cannot be executed since the specified drive (memory) is ROM. | Execute again after changing the target drive (memory). |
| 412Aн |  | Cannot be executed since the specified drive (memory) is ROM. | Execute again after changing the target drive (memory). |
| 412BH |  | The specified drive (memory) is write-inhibited. | Execute again after changing the write inhibit condition or drive (memory). |
| 412CH |  | The specified drive (memory) is write-inhibited. | Execute again after changing the write inhibit condition or drive (memory). |
| 412DH |  | The specified drive (memory) does not have enough free space. | Execute again after increasing the free space of the drive (memory). |
| 412EH |  | The specified drive (memory) does not have enough free space. | Execute again after increasing the free space of the drive (memory). |
| 412FH |  | The drive (memory) capacity differs between the drive (memory) copy destination and copy source. | Execute again after checking the drive (memory) copy destination and copy source. |
| 4130H |  | The drive (memory) type differs between the drive (memory) copy destination and copy source. | Execute again after checking the drive (memory) copy destination and copy source. |
| 4131H |  | The file name of the file copy destination is the same as that of the copy source. | Execute again after checking the file names. |

Tab. 13-8:

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4132H | File-related errors | The specified number of files does not exist. | Execute again after checking the specified data. |
| 4133H |  | The specified drive (memory) has no free space. | Execute again after increasing the free space of the drive (memory). |
| 4134H |  | The attribute specification data of the file is wrong. | Execute again after checking the specified data. |
| 4135H |  | The date/time data of the peripheral device (personal computer) is beyond the range. | Execute again after checking the clock setting of the peripheral device (personal computer). |
| 4136H |  | The specified file already exists. | Execute again after checking the specified file name. |
| 4137H |  | The specified file is read-only. | Execute again after changing the condition of the specified file. |
| 4138H |  | Simultaneously accessible files exceeded the maximum. | Execute again after decreasing file operations. |
| 4139H |  | The size of the specified file has exceeded that of the existing file. | Execute again after checking the size of the specified file. |
| 413AH |  | The specified file has exceeded the already existing file size. | Execute again after checking the size of the specified file. |
| 413BH |  | The same file was simultaneously accessed from different programming tools. | Execute again after a while. |
| 413CH |  | The specified file is write-inhibited. | Execute again after changing the file condition. |
| 413DH |  | The specified file capacity cannot be secured. | Execute again after increasing the capacity of the specified drive (memory). |
| 413EH |  | Operation is disabled for the specified drive (memory). | Execute again after changing the target drive (memory). |
| 413FH |  | The file is inhibited from write to the standard RAM. | Execute again after changing the specified drive (memory). |
| 414Ан | Intelligent function module specification error | Operation was executed for the intelligent function module of the non-control group in the multiple CPU system. | Execute the operation again from the control CPU of the target module. |
| 414CH |  | The I/O address of the specified CPU module is wrong. | Execute again after checking the I/O address of the specified CPU module. |
| 4150H | File-related errors | An attempt was made to format the drive protected by the system. | Do not format the target drive (memory) as it cannot be formatted. |
| 4151H |  | An attempt was made to delete the file protected by the system. | Do not delete the target file as it cannot be deleted. |
| 4160H | Online registration error | The registered number of forced inputs/outputs exceeded the maximum value. | Deregister the unused forced inputs/outputs. |
| 4165H |  | The multiple-block online change system file does not exist. | Execute again after securing the area that enables multiple-block online change at the time of programmable controller memory format. |
| 4166H |  | Online change (files) is disabled because it is being executed from the same source. | Due to unsuccessful online change (files) previously occurred for some reason (example: communication failure), the processing is kept incomplete. Forcibly perform another online change (files). |
| 4167H |  | Online change (files) is disabled because it is being performed from another source. | Due to unsuccessful online change (files) from another source previously occurred for some reason (example: communication failure), the processing is kept incomplete. If online change (files) is not being performed by any other programming tool, forcibly perform another online change (files). |
| 4168H |  | The registered number of device test with executing condition exceeds 32. | Deregister the device test with executing condition in CPU module, or decrease the number of registering device test with executing condition at one time. |
| 4169H |  | The device test with executing condition has never been registered. | Deregister the device test with executing condition after checking the registered number of device test with executing condition in CPU module. |
| 416AH |  | The specified executing condition does not exist. (Device test with executing condition) | Check whether the specified executing conditions (program, step No. operation timing, device name) in deregistering are registered. |
| 416BH |  | The specified program is SFC program. (Device test with executing condition) | Check the specifying program name in de/ registering the device test with executing condition. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4170H | Ethernet I/F Error | The password is wrong. | Check the specified remote password, then execute the lock/unlock processing of the remote password again. |
| 4171H |  | The port for communication use is at remote password locking status. | Execute communication after unlocking the remote password processing. |
| 4174H |  | Requested for a wrong module to unlock remote password. | - Stop transmitting from several modules simultaneously when setting a remote password and using User Datagram Protocol (UDP) in MELSOFT connection. <br> - The MELSOFT connection can be used with Transmission Control protocol (TCP) when setting a remote password. |
| 4176H |  | Communication error occurred in direct connection. | - Do not specify the direct connection when using other connection setting. <br> - Do not turn off the CPU power during communication, reset the power, and plug out the cable in direct connection. |
| 4178H |  | - File operation is disabled because the File Transfer Protocol (FTP) function is in operation. <br> - Online operation requiring a file access is performed with a programming tool while the File Transfer Protocol (FTP) function is in operation. | Retry after the operation for FTP function is completed. |
| 4180H |  | System error.(The setting data in OS is abnormal.) | - Ensure that the power supply module and the CPU module are properly installed to the base unit. <br> - Ensure that the operating environment for the system is met the general specifications of the CPU module. <br> - Check whether the power capacity is sufficient. <br> - Reset the CPU module. If the same error code is displayed again, the cause is a hardware failure of the CPU module. Please consult your local Mitsubishi representative, explaining a detailed description of the problem. |
| 4181H |  | Transmission to the receiving modules is unsuccessful. | - Check the receiving module operation. <br> - Check the status of the lines, such as cables, hubs and routes, connected to receiving modules. <br> - Some line packets may be engaged. Retry to communicate a little while later. <br> - The receiving module may have no free space in receive area (TCP window size is small). Check whether the receiving module processes receive data, or whether the CPU module does not send unnecessary data. <br> - Check whether the settings of the subnet mask pattern and the default router IP address of the CPU module and the receiving modules are correct, or whether the class of the IP address is correct. |
| 4182H |  | Communication with receiving modules caused a time-out error. | - Check the receiving module operation. <br> - Check the status of the lines such as a cable, a hub and a route to receiving modules. <br> - Some line packets may be engaged. Retry to communicate a little while later. |
| 4183H |  | Communication with receiving modules was interrupted. | - Check the receiving module operation. <br> - Check the status of the lines such as cables, hubs and routes connected to receiving modules. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4184H | Ethernet I/F Error | - Communication processing buffer has run out of space due to consecutive reception of request messages using the MC protocol. <br> - Communication processing buffer has ran out of space because received data read is not performed or cannot keep up with the volume. <br> - Communication processing is disabled due to insufficient space in the communication processing buffer. | - For MC protocol, send a request after receiving a response to the previous request. <br> - For socket communication, enable received data read. <br> - For socket communication, decrease the number of data sent from the target device. |
| 4185H |  | - Connection to the target device is disconnected before sending a response using the MC protocol. <br> - Connection to the target device is disconnected during communication. | - For MC protocol, keep the connection until a response is sent. <br> - Keep the connection until a sequence of communication is completed. <br> - Other error such as 4184 H may be the cause. If any other error has occurred, take corrective action of that error. |
| 4186H |  | System error <br> (The argument data in OS is abnormal.) | - Check whether the power supply module and the CPU module are properly installed to the base unit. <br> - Check whether the operating environment for the system satisfies the general specifications of the CPU module. <br> - Check whether the power capacity is sufficient. <br> - Reset the CPU module. If the same error code is displayed again, the cause is a hardware failure of the CPU module. Please consult your local Mitsubishi representative, explaining a detailed description of the problem. |
| 4187H |  | System error <br> (The wait processing in OS is abnormal.) |  |
| 4188H |  | System error (The data length in OS is abnormal.) |  |
| 4189H |  | System error <br> (The protocol information in OS is abnormal.) |  |
| 418Ан |  | System error (The address data of communicating module in OS is abnormal.) |  |
| 418BH |  | System error (The protocol information in OS is abnormal.) |  |
| 418CH |  | System error (The protocol specification processing in OS is abnormal.) |  |
| 418DH |  | System error (The typed data in OS is abnormal.) |  |
| 418EH |  | System error (The expedited data processing in OS is abnormal.) |  |
| $\begin{aligned} & \hline 418 \mathrm{FH} \\ & 4190 \mathrm{H} \end{aligned}$ |  | System error (The protocol information in OS is abnormal.) |  |
| 4191H |  | System error (The address data of communicating module in OS is abnormal.) |  |
| 4192H |  | System error (The host module address processing in OS is abnormal.) |  |
| $\begin{gathered} \text { 4193H } \\ \text { to } \\ 4196 \mathrm{H} \end{gathered}$ |  | System error (The transmission processing in OS is abnormal.) |  |
| $\begin{aligned} & 4197 \mathrm{H} \\ & 4198 \mathrm{H} \end{aligned}$ |  | System error (The connection processing in OS is abnormal.) |  |
| 4199H |  | System error (The connection termination processing is abnormal.) |  |
| 419Ан |  | System error (The connection processing in OS is abnormal.) |  |
| 419Bн |  | System error (The connection termination processing is abnormal.) |  |
| $\begin{aligned} & \text { 419CH } \\ & \text { 419DH } \end{aligned}$ |  | System error (The processing order in OS is abnormal.) |  |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 419EH | Ethernet I/F Error | Connection to the module was unsuccessful or interrupted. | - Check the receiving module operation. <br> - Check the status of the lines such as a cable, a hub and a route to receiving modules <br> - Retry to connect a little while later, if the error occurred in communication. |
| 419FH |  | System error (The I/O control processing is abnormal.) | - Check whether the power supply module and the CPU module are properly installed to the base unit. <br> - Check whether the operating environment for the system is met the general specifications of the CPU module. <br> - Check whether the power capacity is sufficient. <br> - Reset the CPU module. <br> - If the same error code is displayed again, the cause is a hardware failure of the CPU module. Please consult your local Mitsubishi representative, explaining a detailed description of the problem. |
| 41AOH |  | Data cannot be sent since the target device has no free space in receive area (TCP window size is zero). | - Retry after a while <br> - Check the behavior of the target device. <br> - Check whether the target device is processing data receiving. <br> - Check whether any unnecessary data are being sent from the CPU module side. |
| 41A1H | Ethernet I/F socket communication error | The port number setting for the CPU module is incorrect. | Correct the port number. |
| 41A2H |  | The port number setting for the target device is invalid. |  |
| 41A3H |  | - For TCP/IP, the same Host station port No. is specified as MC protocol. <br> - For TCP/IP, a connection with the same host station No. and the same destination port No. are already specified to one communication target. | - Specify a port number that is not duplicated with that of MC protocol. <br> - Correct both or either of the port numbers of the CPU module and target device to avoid duplication. |
| 41A4H |  | - For UDP/IP, the same Host station port No. is specified as MC protocol. <br> - For UDP/IP, the specified host station No. is duplicated. | - Specify a port number that is not duplicated with that of MC protocol. <br> - Correct the port number of the CPU module to avoid duplication. |
| 41A5H |  | The IP address setting of the target device for OPEN processing is invalid. | Correct the IP address. Specify A, B, or C for the class. |
| 41A6H |  | Connection was not established in OPEN processing for TCP connection. | - Check the behavior of the target device. <br> - Check OPEN processing of the target device. <br> - Correct the port number of the CPU module and the IP address, port number, and open processing method of the target device. <br> - Check whether the cables are securely connected. |
| 41A8H |  | Data length is out of permissible range (2046 bytes for the Built-in Ethernet port QCPU whose serial number (first five digits) is "12051" or lower and 10238 bytes for "12052" or higher) | - Correct the data length. <br> - If the data is longer than the range, split the data and send them. <br> - When the data length is 2047 to 10238 bytes, use the Built-in Ethernet port QCPU whose serial number (first five digits) is "12052" or higher. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 41ABH | Ethernet I/F socket communication error | Failed to send data due to resend timeout in TCP. | - Review the IP address and Ethernet address of the target device. <br> - Check whether the target device has the ARP function. If not, communicate with the one that has the ARP function. <br> - Check the behavior of the target device. <br> - The line may be congested with packets. Resend data after a while. <br> - Check whether the cables are securely connected. |
| 41ACH |  | - The target device cannot be found. <br> - The TCP connection is disconnected by the target device. <br> - The Fullpassive device rejects the communication and the TCP connection is disconnected. | - Check the behavior of the target device. <br> - Check whether the cables are securely connected. <br> - Check whether the target IP address setting of the Fullpassive device and the IP address of the Active device are matched. |
| 41ADH |  | Data cannot be send due to no connection or disconnection of the cable. | - Check whether the cables are securely connected. <br> - Check the line status by PING test from the target device. <br> - Check the CPU module for error by conducting a self-diagnostic test (resetting the CPU module). <br> - Send data again. |
| 41B4H |  | The connection number setting is invalid. | - Specify the connection No. within 1 to 16. <br> - Check whether "Socket communication" is selected for "Open system" parameter. |
| 41B6H |  | The specified connection has already completed OPEN processing. | Perform CLOSE processing and then OPEN processing. |
| 41B7H |  | The specified connection has not completed OPEN processing. | Reexecute after OPEN processing is completed. |
| 41B9H |  | - Contents of control data is not correct. <br> - Open instruction was executed through open settings parameter even though parameters are not set for "Open settings". | - Correct the contents of the control data. <br> - Configure the open settings parameters or execute the OPEN instruction through control data. |
| 41C1H | File-related errors | The format information data of the specified drive (memory) is abnormal. | The file information data may be corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41C2H |  | File open specification data for file access is wrong. | Execute again after checking the specification data. |
| 41C3H |  | Simultaneously accessible files exceeded the maximum. | Execute again after decreasing file operations. |
| 41C4H |  | Simultaneously accessible files exceeded the maximum. | Execute again after decreasing file operations. |
| 41C5H |  | The specified file does not exist. | Execute again after checking the file. |
| 41C7H |  | The specified file or drive (memory) does not exist. | Execute again after checking the file or drive (memory). |
| 41C8H |  | The size of the specified file has exceeded that of the existing file. | Execute again after checking the size of the specified file. If the error recurs after re-execution, the file information data may be corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41C9H |  | Access to the file sector was unsuccessful. The format information data of the target drive (memory) is abnormal. | After backing up the data in the CPU module, execute programmable controller memory format. |
| 41CAH |  | Access to the file sector was unsuccessful. The format information data of the target drive (memory) is abnormal. | After backing up the data in the CPU module, execute programmable controller memory format. |
| 41CBH |  | The file name is specified in a wrong method. | Execute again after checking the file name. |
| 41CCH |  | The specified file or subdirectory does not exist. | Execute again after checking the name of the file and subdirectory. |
| 41CDH |  | Access to the file is inhibited by the system. | Do not access the specified file. |
| 41CEH |  | The file cannot be written because the specified file is read-only. | The specified file is write-protected. Execute again after checking the attribute. |
| 41CFH |  | The specified drive (memory) has been used exceeding the capacity. | Execute again after checking the drive (memory) capacity. |
| 41DOH |  | The specified drive (memory) has no free space. Or the number of files in the directory of the specified drive (memory) has exceeded the maximum. | - Execute again after increasing the free space of the drive (memory). <br> - Execute again after deleting file(s) in the drive (memory). |

Tab. 13-8:
Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 41D1H | File-related errors | - The file name is specified in a wrong method. <br> - The SD memory card is being disabled by SM606 (SD memory card forced disable instruction). | - Execute again after checking the file name. If the error recurs after re-execution, the file information data may be corrupted. After backing up the data in the CPU module, format the CPU module memory. <br> - Cancel the SD memory card forced disable instruction. |
| 41D4H |  | The size of the specified file has exceeded that of the existing file. | Execute again after checking the size of the specified file. If the error recurs after re-execution, the file information data may be corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41D5H |  | The file of the same name exists. | Forcibly execute the request, or execute after changing the file name. |
| 41D6H |  | The format information data of the specified drive (memory) is abnormal. | The file information data may be corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41D7H |  | The format information data of the specified drive (memory) is abnormal. | The file information data may be corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41D8H |  | The specified file is being accessed. | Execute again after a while. |
| 41DFH |  | The specified drive (memory) is write-protected. | Execute again after canceling the write protect of the specified drive (memory). |
| 41EOH |  | The specified drive (memory) is abnormal or does not exist. | - Execute again after checking whether the memory card has been installed. <br> - After backing up the data, execute programmable controller memory format. |
| 41E1H |  | Access to the flash ROM was unsuccessful. | - After backing up the data, execute write to PLC (Flash ROM). <br> - Execute again after checking whether the specified drive is the Flash ROM card and whether the memory card size is correct. |
| 41E4H |  | Access to the memory card was unsuccessful. | - Execute again after checking whether the memory card has been installed. <br> - Execute again after replacing the memory card. <br> - After backing up the data, execute programmable controller memory format. |
| 41E7H |  | The format information data of the specified drive (memory) is abnormal. | The file information data may be corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41E8H |  | The format information data of the specified drive (memory) is abnormal. | The file information data may be corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41E9H |  | The specified file is being accessed. | Execute again after some time. |
| 41EBH |  | The file name is specified in a wrong method. | Execute again after checking the file name. |
| 41ECH |  | The file system of the specified drive (memory) is logically corrupted. | The file information data may have been corrupted. After backing up the data in the CPU module, execute programmable controller memory format. |
| 41EDH |  | The specified drive (memory) does not have continuous free space. (The free space for file is sufficient but the continuous free space is insufficient.) | Execute again after deleting unnecessary files or executing programmable controller memory arrangement. |
| 41EFH |  | Creation of power failure backup for the specified drive (memory) was unsuccessful. | Execute again after checking whether the memory card has been installed. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 41FOH | File-related errors | The power failure backup data of the specified drive (memory) are corrupted. | Execute again after checking whether the memory card has been installed. |
| 41F1H |  | The power failure backup for the specified drive (memory) has a repair command. | Execute again after checking whether the memory card has been installed. |
| 41F2H |  | Operation cannot be performed since the specified drive (memory) is Flash ROM. | Execute again after checking the specified drive (memory). When performing operation for the Flash ROM, use write to PLC (Flash ROM). |
| 41F3H |  | File size is larger than 4Gbyte-2byte. | Specify a smaller value for the file size when creating a file or changing the file size. Alternatively, divide the file so that each file size is smaller. |
| 41F4H |  | Since the operation prohibited by the system is performed, the requested processing cannot be performed. | Since the operation is prohibited by the system, the file operation is not performed. |
| 41F8H |  | The data is being accessed from another programming tool. | PLC write to the program memory or transfer to the backup memory is in execution. Access the data again after checking that the above-mentioned function has been completed. |
| 41F9H |  | The data is being accessed from another programming tool. | Another device data saving was executed during execution. Access the data again after the current one is completed. |
| 41FAH |  | Program was written beyond the area where the program can be executed. | Execute again after reducing either the already written program or newly written program. |
| 41FBH |  | The specified file is already being manipulated from the programming tool. | Execute again after the currently performed operation is completed. |
| 41FCH |  | An attempt was made to erase the drive (memory) being used. | The specified drive (memory) is being used and cannot be erased. |
| 41FDH |  | There are no data written to the Flash ROM. | Write a file by executing write to PLC (Flash ROM). |
| 41FEH |  | - The memory card has not been inserted. <br> - Or the SD memory card lock switch is not slid down. <br> - The SD memory card is being disabled by SM606 (SD memory card forced disable instruction). | - Insert or re-insert the memory card. <br> - Slide the SD memory card lock switch down. <br> - Cancel the SD memory card forced disable instruction. |
| 41FFH |  | The memory card type differs. | Check the memory card type. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4200H | Online module change-related error | The requested processing cannot be performed because online module change is disabled by parameter setting. | Do not send the request where this error occurred. Alternatively, enable online module change by parameter setting and send the request again. |
| 4201H |  | The requested processing cannot be performed because online module change is enabled by parameter setting. | Do not send the request where this error occurred. Alternatively, disable online module change by parameter setting and send the request again. |
| 4202H |  | The requested processing cannot be performed since an online module change is being performed. | Make a request again after completion of the online module change. |
| 4203H |  | The module mounted on the main base unit cannot be replaced online since the extension base unit is mounted. | Take following procedures to replace the module mounted on the main base unit. <br> - Switch the system where the target module to be replaced is mounted to the standby system. <br> - Turn OFF power supply of the standby system. <br> - Replace the target module. |
| 4204H |  | The specified module of the extension base unit cannot be replaced online since it is connected to the standby system. | Change the connection destination to the control system and perform the online module change again. (This corrective action can be made to the module mounted on the extension base unit only.) |
| 4210H |  | The specified head I/O number is outside the range. | When making a request, specify the head $\mathrm{I} / 0$ number of the module that will be changed online. |
| 4211H |  | An online module change request is abnormal. | Check the command used to make a request. |
| 4212H |  | An online module change is already being made for other equipment. | Make a request again after completion of the online module change, or continue after changing the connection path. |
| 4213H |  | The specified head I/O number differs from the one registered for online module change. | When making a request, specify the head I/0 number of the module being changed online. |
| 4214H |  | The specified module differs from the one changed online. | Make a request again after mounting the module that is the same as the one changed online. |
| 4215H |  | The specified module does not exist. | When making a request, specify the head I/O number of the module that will be changed online, or make a request again after mounting the module. |
| 4216H |  | The specified module is faulty. | Make a request again after changing the module. |
| 4217H |  | There is no response from the specified module. | Continue the online module changing operation. |
| 4218H |  | The specified module is incompatible with online module change. | Do not make a request where an error occurred, or make a request again to the module compatible with online module change. |
| 4219H |  | The specified module is mounted on the extension base unit of the type that requires no power supply module. | Do not make a request to any modules mounted on the extension base unit of the type that requires no power supply module and the main base unit. |
| 421AH |  | The specified module is not in a control group. | Make a request to the CPU module that controls the specified module. |
| 421BH |  | An error occurred in the setting of the initial setting parameter of the intelligent function module. | Resume processing after checking the contents of the intelligent function module buffer memory. |
| 421CH |  | Cannot be executed as the parameter file has been rewritten. | Operation cannot be performed. Operation is interrupted. |
| 421DH |  | System switching occurs during the online module change. | Connect the programming tool to the new control system to check the status of the online module change. According to the status of online module change, take procedures for it. |
| 421EH | Online module change-related error | The information of the online module change cannot be sent to the standby system. When the system switching occurs during the online module change, the online module change may not be continued. | The tracking cable may be faulty or the standby system may have an error. <br> - Check the mounting status of the tracking cable or replace the tracking cable. <br> - Check the status of the standby system. When a stop error was detected by the standby system, perform troubleshooting. |
| 421FH |  | The module mounted on the extension base unit cannot be replaced online when the connection destination is set to the standby system in the separate mode. | - Set the connection destination of a programming tool to the present control system. <br> - Perform the online module change to the module mounted on the extension base unit again. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4240H | Redundant system-related error | Any of the following unsupported operations was executed for the standby system. <br> - Operation mode change <br> - System switching <br> - Memory copy from control system to standby system | Execute the operation again after changing the transfer setup to the control system. |
| 4241H |  | Communication cannot be made since the standby system has been powered off or reset or is in a user watchdog timer error or CPU module hardware fault status. | Request communication after powering on the standby system or setting its Reset switch to the neutral position. |
| 4242H |  | Communication with the standby system cannot be made since the tracking cable is faulty or disconnected. | Execute again after checking the tracking cable for disconnection or changing it for a normal one. |
| 4243H |  | The command cannot be executed since the standby system is in stop error. | Execute again after removing the stop error of the standby system. |
| 4244H |  | The command cannot be executed since the operation status differs from that of the standby system. | Execute again after placing the standby system in the same operation status (RUN/STOP) as the control system. |
| 4245H |  | Other system CPU module status error | Check that the other system CPU module has normally started up and that the tracking cable is connected. |
| 4246H |  | The command cannot be executed since operation mode (separate/backup) change or system (control/standby system) switching is being executed. | Execute again after the operation mode change or system switching being executed is completed. |
| 4247H |  | Memory copy from control system to standby system is already being executed. | Execute again after memory copy from control system to standby system is completed. Check the following and take corrective action. <br> - Is SM1596 of the control system or standby system ON? (ON: Memory copy being executed) Execute again after SM1596 has turned OFF since it is turned OFF by the system on completion of memory copy. <br> - Is SM1597 of the control system ON? (ON: Memory copy completed) Execute again after turning OFF SM1597 of the control system |
| 4248H |  | - Communication was made during system switching. <br> - The system specified in the transfer setup (request destination module I/O number) does not exist. | - Execute again after system switching. <br> - After checking whether the specified system exists or not, restart communication. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4249H | Redundant system-related error | The redundant system is not established. (Control system/standby system or System A/ System B not yet definite) | - Normally start the system as the redundant system. (Make communication again after establishing the system.) <br> - Execute again after changing the transfer setup (request destination module I/O number) to "No settings have been made" (03FFH). |
| 424AH |  | The command that could not be processed was executed when the transfer setup (request destination module I/O number) is Control system/ Standby system/System A/System B. | Execute again after changing the transfer setup (request destination module I/O number) to "No settings have been made" (03FFH). |
| 424BH |  | The command cannot be executed since system switching is inhibited by the manual system switching enable flag (SM1592). | Manual system switching is inhibited by the manual system switching enable flag (SM1592). Execute again after turning ON SM1592. |
| 424CH |  | The specified command cannot be executed during online program change operation. | Execute again after the online program change operation is finished. |
| 424DH |  | The transfer setup or function unavailable for the debug mode was used. | - Execute again after changing to the backup mode. <br> - Execute again after changing the transfer setup (request destination module I/O number) to System A or control system. |
| 424EH |  | The control system/standby system specifying method is not supported. | This function cannot be executed since it is not supported. |
| 424FH |  | System switching was executed by the other condition during execution of system switching by the programming tool. | Although system switching was executed from the programming tool, system switching was executed first by the other condition. Check the system for any problem and execute the operation again as necessary. |
| 4250H |  | Sum check error occurred in tracking communication. | Execute communication again after changing the tracking cable. If the same error recurs after the tracking cable is changed, the cause is the hardware fault of the CPU module. (Please consult your local Mitsubishi representative, explaining a detailed description of the problem.) |
| 4251H |  | The command cannot be executed in the separate mode. | Execute again after changing to the backup mode. |
| 4252H |  | System switching was not executed since an error occurred in the redundant system compatible network module of the standby system. | By monitoring SD1690 (other system network module No. that issued system switching request), identify the faulty redundant-compatible intelligent module of the standby system, then remove the module fault, and execute again. |
| 4253H |  | Since a communication error or system switching occurred during online program change to the control system CPU module, online program change to the standby CPU module cannot be executed. | Since a communication error or system switching occurred during execution of online program change to the control system CPU module, online program change redundant tracking was suspended. Execute online program change again after confirming that communication with the control system CPU module and standby system CPU module can be normally made. If it takes time for the communication between the programming tool and either the control system CPU module or standby system CPU module, change the value in SD1710 (standby system online start waiting time) so that errors may be avoided. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4254H | Redundant system-related error | The command cannot be executed since an error was detected in the tracking communication hardware. | The tracking cable may not be connected correctly, or the tracking communication hardware of the CPU module may be faulty. Check the connection status of the tracking cable. If the condition is not restored to normal after the cable connection status is corrected, the possible cause is the hardware fault of the CPU module. |
| 4255H |  | The command cannot be executed since tracking communication is being prepared. | Tracking communication is being prepared when it is connected. Execute the operation again after a while (about 1 second). |
| 4256H |  | The command cannot be executed since a time-out error occurred in tracking communication. | The tracking cable may not be connected correctly, or the tracking communication hardware of the CPU module may be faulty. Check the connection status of the tracking cable. If the condition is not restored to normal after the cable connection status is corrected, the possible cause is the hardware fault of the CPU module. |
| 4257H |  | The command cannot be executed since the host system CPU module is in a watchdog timer error or CPU module hardware fault status. | Execute again after checking the host system status. |
| 4258H |  | Operation mode being changed (from backup mode to separate mode) | Execute again after completing the operation mode change by changing the status from STOP to RUN using the RUN/ STOP switch of the CPU module whose RUN LED is flickering or by remote operation. |
| 4259H |  | Operation mode is being changed with another programming tool in the communication route different from the one currently used. | Execute again in the same communication route as the one where the operation mode change was executed. |
| 425BH |  | Although the communication was made via the intelligent function module mounted on the extension base unit, the combination of the connection destination specification (Redundant CPU specification) and the command is unsupported. | Change the combination of the connection destination specification and the command to the supported combination. |
| 425CH |  | System switching cannot be made since the module mounted on the extension base unit is being replaced online. | Switch systems after the online module change has been completed. |
| 425DH |  | Operation mode cannot be changed since the module mounted on the extension base unit is being replaced online. | Change the operation mode after the online module change has been completed. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4270H | Data logging <br> (To check logging status, use LCPU Logging Configuration Tool. For operation, refer to the MELSEC LCPU Module User's Manual (Data Logging Function) | Data logging is being performed (logging, saving the logging data, completing, on hold, or in error) with a different memory. | Register the data logging to the memory where a data logging is being performed. Alternatively, stop the data logging being performed and register again. |
| 4271H |  | The specified data logging is already being performed (logging, saving the logging data, completing, on hold, or in error). | Stop the data logging. Alternatively, write, delete, or register to the setting number where no data logging is being performed. |
| 4272H |  | The trigger logging with "Device" specified as a trigger condition is being performed (logging, saving the logging data, completing, on hold, or in error). | Change the trigger condition. Alternatively, stop the trigger logging being performed (logging, saving the logging data, completing, on hold, or in error) with "Device" specified as the trigger condition, and then register. |
| 4273H |  | The data logging function cannot be executed because the sampling trace function is being performed. | Hold the sampling trace to register the data logging. |
| 4274H |  | Trigger loggings have registered exceeding the number of trigger loggings collectable in the data logging buffer. | - Increase the capacity of the data logging buffer. <br> - Reduce the number of records set for the trigger logging. |
| 4275H |  | Auto logging is being performed. | After the auto logging, replace the SD memory card and execute again. |
| 4276H |  | The specified command cannot be executed because the data logging function is being performed (i.e. logging, saving the logging data, completing, on hold, or in error). | Stop the data logging and then execute the command. |
| 4277H |  | The number of stored files has exceeded the value set in advance. | Delete files or change the storage destination and then register. |
| 4278H |  | The number of stored files has reached to the maximum. | The number of stored files has reached to the maximum of FFFFFFFFH. Delete files or change the storage destination and then register. |
| 427AH |  | Common setting file does not exist. | - Write the common settings to the target memory. <br> - Register the data logging to the memory where the common settings are stored. |
| 427BH | Maintenance | A data logging is being performed (logging in execution, logging data are being saved, completing, on hold, or in error) in the same file storage destination. | Stop the data logging destined for the same storage and then register. Alternatively, change the storage destination of the file and then register. |
| 4330H |  | The processing is being executed from the same source. | Ensure that the CPU module change function (backup/ restoration) with SD memory card is not being performed from the same source, and then execute again. |
| 4332H |  | The specified command cannot be executed because the CPU module change function (backup/ restoration) with SD memory card is being performed. | Finish the CPU module change function (backup/ restoration) with SD memory card, and then execute again. |
| 4333H |  | Not ready for backup. | Complete the preparation for backup and then execute again. |
| 4334H |  | Backup file does not exist. | Insert a memory card with a backup file stored and then execute again. |
| 4335H |  | The specified function cannot be executed because latch data are being backed up. | Complete the latch data backup function and then execute again. |
| 4336H |  | The specified function cannot be executed because a FTP client is being FTP-connected to the CPU module via the built-in Ethernet port. | Disconnect all FTP connections to the CPU module and then execute again. |
| 4337H |  | Module error collection file does not exist. | Power off and then on or reset the CPU module and then execute again. |
| 4338H |  | Readout of module error collection data has been failed when opening the screen to display the data or when updating the data. | Retry the operation. Increase the number of module error collections to be stored. |
| 4339H |  | Readout of module error collection data was failed because the function is disabled by parameter settings. | Enable the module error collection function by parameter settings and then execute again. |

Tab. 13-8: Error codes returned to request source

| Error code | Error Item | Error Details | Corrective Action |
| :---: | :---: | :---: | :---: |
| 4400 H | Security | The file protected by a password 32 has been opened without using the password. | Configure a correct password, authorize it, and then access. |
| 4401H |  | - Password authorization for the file password 32 has failed in accessing when it is required for reading. <br> - The password format for the password 32 is incorrect. | - Configure a correct password for reading, authorize it, and then access. <br> - Access the file with the method that is applicable to the file password 32 . |
| 4402 H |  | - Password authorization for the file password 32 has failed in accessing when it is required for writing. <br> - The password format for the password 32 is incorrect. | - Configure a correct password for writing, authorize it, and then access. <br> - Access the file with the method that is applicable to the file password 32 . |
| 4403H |  | Both passwords for reading and for writing that are set upon Create, Change, Delete, or Disable do not match the previous ones. | Configure a correct password for both reading and for writing, authorize them, and then access. |
| 4404H |  | A file error was detected before or after performing Create, Change, or Delete. | - Format the drive including the target file by formatting the CPU module memory. <br> - Write the target file to the CPU module again, and then register or cancel the file password 32 again. |
| 4AOOH | Link-related error | - Access to the specified station cannot be made since the routing parameters are not set to the start source CPU module and/or relay CPU module. <br> - For routing via a multiple CPU system, the control CPU of the network module for data routing has not started. <br> - When System A/System B is not yet identified in a redundant system configuration, communication was made with the other station via the network module. | - Set to the related stations the routing parameters for access to the specified station. <br> - Retry after a while, or start communication after confirming that the system for data routing has started. <br> - In a redundant system configuration, connect the tracking cable, start System A/System B normally, and then restart communication. |
| 4A01H |  | The network of the No. set to the routing parameters does not exist. | Check and correct the routing parameters set to the related stations. |
| 4A02H |  | Access to the specified station cannot be made. | - Check the network module/link module for an error or offline status. <br> - Check to see if the network number/PC number setting has no mistake. |
| 4A03H |  | A request for network test was issued. | Check the request data of the MC protocol, etc. |
| 4BOOH | Target-related error | An error occurred in the access destination or relay station, or the specified transfer setup (request destination module I/O number) is illegal. | - Take corrective action after checking the error that occurred at the specified access destination or the relay station to the accessed station. <br> - Check the transfer setup (request destination module I/O number or programmable controller number) in the request data of the MC protocol, etc. |
| 4B01H |  | The target is not the No. 1 CPU of the multiple CPU system. | Execute the request for the No. 1 CPU of the multiple CPU system. |
| 4B02H |  | The request is not addressed to the CPU module. | Perform operation for the module that can execute the specified function. |
| 4B03H |  | - The specified route is not supported by the specified CPU module version. <br> - The communication target CPU module is not mounted. | Check whether the specified route is supported or not. |
| 4B04H |  | The specified transfer setup (request destination module I/O number) is not supported. | In the target setup, an illegal value is set as the head I/O number of the target module. |
| 4COOH | Multiple CPU-related error | The specified device is unavailable for the motion CPU or outside the device range. | Check the request data contents. |
| 4CO8H |  | There are a total of 33 or more DDWR and DDRD requests. | Execute again after reducing the number of DDWR and DDRD requests to be executed simultaneously. |
| 4C09H |  | The specification of the requested CPU module No. is illegal. | Check the request data contents. |

Tab. 13-8: Error codes returned to request source

## A Appendix A

## A. 1 Definition of the processing times

The operation processing time is the total of the following:

- Total of each instruction processing time.
- The END processing time. This time consists of the time to execute the END instruction, the MELSECNET related refresh time, the processing time for the communication with peripheral devices, and the time for serial communication.
- Processing time for the function that increases the scan time

Refer to the following manual(s) for the END processing time, I/O refresh time, and processing time for the function that increases the scan time.

- QnUCPU User's Manual (Functions Explanation, Program Fundamentals)
- Qn(H)/QnPH/QnPRHCPU User's Manual (Functions Explanation, Program Fundamentals)
- MELSEC-L CPU Module User's Manual (Functions Explanation, Program Fundamentals)


## A. 2 Processing times for MELSEC System Q CPUs

The tables on the following pages contain the processing times of all instructions.
The according processing times depend on the values of source and destination data. The values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.
When the instruction is not executed the processing time is calculated as follows:

| Type of CPU | Processing time when the instruction is not executed $(\mu \mathbf{s})$ |
| :--- | :--- |
| Q00JCPU | $0.20 \times$ (Number of steps for each instruction +1$)$ |
| Q00CPU | $0.16 \times$ (Number of steps for each instruction +1 ) |
| Q01CPU | $0.10 \times$ (Number of steps for each instruction +1 ) |
| Q02CPU) | $0.079 \times$ (Number of steps for each instruction +1$)$ |
| Q02HCPU |  |
| Q06HCPU |  |
| Q12HCPU |  |
| Q25HCPU | $0.034 \times$ (Number of steps for each instruction +1 ) |
| Q02PHCPU |  |
| Q06PHCPU |  |
| Q12PHCPU |  |
| Q25PHCPU |  |
| Q12PRHCPU |  |
| Q25PRHCPU |  |

## A.2.1 Table of Processing Times

Following tables show the processing time for the instructions of Basic Model QCPU, High Performance Model QCPU/Process CPU/Redundant CPU.

NOTE When using a file register (ZR), module access device (UnlG $\square$, U3EnlG0 to G511 (for Basic model QCPU) resp. U3EnIG0 to G4095 (for High Performance Model QCPU/Process CPU/ Redundant CPU), and link direct device (Jn $\square$ ), add the processing time shown in tables A-12 (for Basic model QCPU) and A-14 (other CPU modules) to that of the instruction.

| Instruction | Processing (Device) |  |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Basic model |  |  | High Performance |  | $\begin{gathered} \hline \text { Process } \\ \hline \text { QnPH } \end{gathered}$ | Redund. <br> QnPRH |
|  |  |  |  |  | Q00J | 000 | 001 | Qn | QnH |  |  |
| LD |  |  | e.g. X0 |  | 0.20 | 0.16 | 0.10 | 0.079 | 0.034 | 0.034 | 0.034 |
| LDI |  |  |  |  |  |  |  |  |  |  |  |
| AND |  |  |  |  |  |  |  |  |  |  |  |
| ANI |  |  | e.g. D0.0 |  | 0.30 | 0.24 | 0.15 |  |  |  |  |
| OR |  |  |  |  |  |  |  |  |  |  |  |
| ORI |  |  |  |  |  |  |  |  |  |  |  |
| LDP |  |  |  |  | 0.30 | 0.24 | 0.15 | 0.158 | 0.068 | 0.068 | 0.068 |
| LDF |  |  |  |  |  |  |  |  |  |  |  |
| ANDP |  |  |  |  |  |  |  |  |  |  |  |
| ANDF |  |  |  |  |  |  |  |  |  |  |  |
| ORP |  |  |  |  |  |  |  |  |  |  |  |
| ORF |  |  |  |  |  |  |  |  |  |  |  |
| ANB |  |  |  |  | 0.20 | 0.16 | 0.10 | 0.079 | 0.034 | 0.034 | 0.034 |
| ORB |  |  |  |  |  |  |  |  |  |  |  |
| MPS |  |  |  |  |  |  |  |  |  |  |  |
| MRD |  |  |  |  |  |  |  |  |  |  |  |
| MPP |  |  |  |  |  |  |  |  |  |  |  |
| INV | not executed |  |  |  | 0.20 | 0.16 | 0.10 | 0.079 | 0.034 | 0.034 | 0.034 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{MEP} \\ & \mathrm{MEF} \end{aligned}$ | not executed |  |  |  | 0.30 | 0.24 | 0.15 | 0.173 | 0.073 | 0.073 | 0.073 |
|  | not changed |  |  |  |  |  |  |  |  |  |  |
| EGP |  |  |  |  | 0.20 | 0.16 | 0.10 | 0.158 | 0.068 | 0.068 | 0.068 |
|  | changed (OFF/ON or ON/OFF) |  |  |  |  |  |  |  |  |  |  |
| EGF | not changed |  |  |  | 17 | 9.5 | 9.4 |  |  |  |  |
|  | changed (OFF/ON or ON/OFF) |  |  |  | 18 | 14 | 14 |  |  |  |  |
| OUT | $\begin{aligned} & \text { excl. F, T } \\ & \text { and C } \end{aligned}$ | changed (OFF/ON or ON/OFF) |  |  | 0.20 | 0.16 | 0.10 | 0.158 | 0.068 | 0.068 | 0.068 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | D0.0 | not changed |  |  | 0.40 | 0.32 | 0.20 |  |  |  |  |
|  |  | changed (OFF/ON or ON/OFF) |  |  |  |  |  |  |  |  |  |
|  | F | when OFF |  |  | 24 | 20 | 19 | 2.8 | 1.2 | 1.2 | 1.2 |
|  |  | when ON | displ |  | 260 | 210 | 200 | 162 | 69.7 | 69.7 | 69.7 |
|  |  | when ON | display c |  | 205 | 165 | 155 | 126 | 54 | 54 | 54 |
|  | T |  | xecuted |  | 1.1 | 0.88 | 0.55 | 0.63 | 0.27 | 0.27 | 0.27 |
|  |  | executed | after ti |  |  |  |  |  |  |  |  |
|  |  |  | added | K |  |  |  |  |  |  |  |
|  |  |  |  | D | 1.2 | 0.96 | 0.60 |  |  |  |  |
|  | C | not executed |  |  | 1.1 | 0.88 | 0.55 | 0.63 | 0.27 | 0.27 | 0.27 |
|  |  | after time out |  |  |  |  |  |  |  |  |  |
|  |  | executed | added | K |  |  |  |  |  |  |  |
|  |  |  | added | D | 1.2 | 0.96 | 0.6 |  |  |  |  |
|  | T | not executed |  |  | 1.1 | 0.88 | 0.55 | 0.63 | 0.27 | 0.27 | 0.27 |
|  |  | executed | after time out |  |  |  |  |  |  |  |  |
|  |  |  | added | K |  |  |  |  |  |  |  |
|  |  |  |  | D | 1.2 | 0.96 | 0.6 |  |  |  |  |

Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Basic model |  |  | High Performance |  | Process | Redund. |
|  |  |  |  | Q00J | 000 | 001 | Qn | OnH | QnPH | QnPRH |
| SET |  <br> all devic- <br> es exept <br> $F$ <br> Fand <br> D0.0 |  | executed | 0.20 | 0.16 | 0.10 | 0.158 | 0.068 | 0.068 | 0.068 |
|  |  | executed | not changed |  |  |  |  |  |  |  |
|  |  |  | changed |  |  |  |  |  |  |  |
|  | D0.0 |  | executed | 0.40 | 0.32 | 0.20 |  |  |  |  |
|  |  | executed | not changed |  |  |  |  |  |  |  |
|  |  |  | changed |  |  |  |  |  |  |  |
|  | F | not executed |  | 0.50 | 0.44 | 0.25 | 0.47 | 0.20 | 0.20 | 0.20 |
|  |  | executed | displayed | 255 | 205 | 195 | 161 | 69 | 69 | 69 |
|  |  |  | display completed | 195 | 160 | 150 | 0.47 | 0.20 | 0.20 | 0.20 |
| RST | All devices exept the ones listed below | not executed |  | 0.20 | 0.16 | 0.10 | 0.158 | 0.068 | 0.068 | 0.068 |
|  |  | executed | not changed |  |  |  |  |  |  |  |
|  |  |  | changed |  |  |  |  |  |  |  |
|  | D0.0 |  | executed | 0.40 | 0.32 | 0.20 | 0.158 | 0.068 | 0.068 | 0.068 |
|  |  | executed | not changed |  |  |  |  |  |  |  |
|  |  |  | changed |  |  |  |  |  |  |  |
|  | SM |  | executed | 0.20 | 0.16 | 0.10 | 0.158 | 0.068 | 0.068 | 0.068 |
|  |  |  | xecuted |  |  |  |  |  |  |  |
|  | F |  | executed | 0.48 | 0.44 | 0.25 | 0.47 | 0.20 | 0.20 | 0.20 |
|  |  | executed | displayed | 75 | 69 | 65 | 90 | 38 | 38 | 38 |
|  |  |  | display completed | 43 | 35 | 33 | 0.47 | 0.20 | 0.20 | 0.20 |
|  | T, C |  | executed | 0.80 | 0.64 | 0.40 | 0.63 | 0.27 | 0.27 | 0.27 |
|  |  |  | xecuted | 1.0 | 0.80 | 0.50 |  |  |  |  |
|  | D |  | executed | 0.40 | 0.32 | 0.20 | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  |  | xecuted | 0.60 | 0.48 | 0.30 |  |  |  |  |
|  | Z |  | executed | 0.50 | 0.40 | 0.25 | 0.47 | 0.20 | 0.20 | 0.20 |
|  |  |  | xecuted | 9.4 | 7.9 | 7.4 | 4.3 | 1.9 | 1.9 | 1.9 |
|  | R |  | executed | - | 0.32 | 0.20 | 0.40 | 0.17 | 0.17 | 0.17 |
|  |  |  | xecuted | - | 0.48 | 0.30 |  |  |  |  |
| PLS |  |  |  | 12 | 9.5 | 9.2 | 1.0 | 0.44 | 0.44 | 0.44 |
| PLF |  |  |  | 11 | 9.5 | 8.9 | 1.0 | 0.44 | 0.44 | 0.44 |
|  | Y |  | executed | 0.68 | 0.40 | 0.25 | 0.47 | 0.20 | 0.20 | 0.20 |
| FF |  |  | xecuted | 7.5 | 6.2 | 5.7 |  |  |  |  |
| DELTA | DYO |  | executed | 0.50 | 0.40 | 0.25 | 0.47 | 0.20 | 0.20 | 0.20 |
|  |  |  | xecuted | 26 | 21 | 21 | 5.9 | 2.6 | 2.6 | 2.6 |
| DELTAP | DYO |  | executed | 0.48 | 0.40 | 0.25 | 0.47 | 0.20 | 0.20 | 0.20 |
|  |  |  | xecuted | 58 | 45 | 43 | 5.9 | 2.6 | 2.6 | 2.6 |
| $\begin{array}{\|l\|} \hline \text { SFT } \\ \text { SFTP } \end{array}$ | not executed |  |  | 0.50 | 0.34 | 0.25 | 0.47 | 0.20 | 0.20 | 0.20 |
|  | executed |  |  | 12 | 8.7 | 8.3 | 1.66 | 0.71 | 0.71 | 0.71 |
| MC | M0.0 |  |  | 0.40 | 0.32 | 0.20 | 0.24 | 0.10 | 0.10 | 0.10 |
|  | D0.0 |  |  | 3.3 | 2.9 | 2.8 |  |  |  |  |
| MCR |  |  |  | 0.20 | 0.16 | 0.10 | 0.079 | 0.034 | 0.034 | 0.034 |
| $\begin{aligned} & \text { FEND } \\ & \text { END } \end{aligned}$ | error check executed |  |  | 660 | 530 | 480 | 348 | 150 | 150 | 500 |
|  | without error check: <br> - Battery check <br> - Blown fuse check <br> - Verification of I/O module |  |  | 660 | 530 | 480 | 359 | 150 | 150 | 500 |
| NOP |  |  |  | 0.20 | 0.16 | 0.10 | 0.079 | 0.034 | 0.034 | 0.034 |
| NOPLF PAGE |  |  |  | 0.20 | 0.16 | 0.10 | 0.79 | 0.034 | 0.034 | 0.034 |
| LD= |  |  |  | 0.80 | 0.64 | 0.40 | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 | 0.10 | 0.10 |
| AND= | executed |  | continuity | 0.80 | 0.64 | 0.40 |  |  |  |  |
|  |  |  | no continuity |  |  |  |  |  |  |  |
| $\mathrm{OR}=$ | not executed |  |  | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 | 0.10 | 0.10 |
|  | executed |  | continuity | 0.80 | 0.64 | 0.40 |  |  |  |  |
|  |  |  | no continuity |  |  |  |  |  |  |  |

Tab. A-9: Processing times for QCPU (except Universal model CPU)


Tab. A-9: $\quad$ Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Basic model |  |  | High Performance |  | Process | Redund. |
|  |  |  |  | Q00J | 000 | 001 | Qn | QnH | QnPH | QnPRH |
| ANDD> | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed | continuity |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | no | nuity |  |  |  |  |  |  |  |
| ORD> | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed | continuity |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | no CO | nuity |  |  |  |  |  |  |  |
| LDD<= | continuity |  |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | ntinuity |  |  |  |  |  |  |  |  |
| ANDD<= | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed | continuity |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | no CO | nuity |  |  |  |  |  |  |  |
| ORD<= | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed |  |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  | executed | no CO | nuity |  |  |  |  |  |  |  |
| LDD< | continuity |  |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | ntinuity |  |  |  |  |  |  |  |  |
| ANDD< | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed |  |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | no CO | nuity |  |  |  |  |  |  |  |
| ORD< | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed |  |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | no CO | nuity |  |  |  |  |  |  |  |
| LDD>= | continuity |  |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | ntinuity |  |  |  |  |  |  |  |  |
| ANDD>= | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed |  |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  | executed | no CO | nuity |  |  |  |  |  |  |  |
| ORD>= | not executed |  |  | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 | 0.17 | 0.17 |
|  | executed | continuity |  | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | no CO | nuity |  |  |  |  |  |  |  |
| LDE= ${ }^{1)}$ | single precision | continuity |  | - | - | - | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |  |
|  |  | no continuity |  |  | - | - | - | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
|  |  | continuity |  | - | - | - | 93 | 40 | - | - |  |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |  |  |
|  | double precision | no continuity |  |  | - | - | - | 92 | 40 | - | - |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
| ANDE $={ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |  |
|  |  | executed |  | - | - | - | 93 | 40 | 6.4 | 6.4 |  |
|  |  |  | continuity |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  | no continuty | - |  |  | 14.9 | 6.4 |  | 6.4 |  |
|  | double precision | not executed |  | - | - | - | - | - | - | - |  |
|  |  | executed | continuity | - | - | - | 93 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  | - |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
| ${ }^{1}$ The Qn/QnH changes in processing time depending on the serial No. of the CPU module. <br> Top : The first 5 digits of the serial No. are " 05031 " or lower <br> Bottom: The first 5 digits of the serial No. are "05032" or higher <br> For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom. |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Tab. A-9: Processing times for QCPU (except Universal model CPU)


Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Basic model |  |  | High Performance |  | Process | Redund. |
|  |  |  |  | Q00J | 000 | 001 | Qn | QnH | QnPH | QnPRH |
| ORE> ${ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | executed | continuity | - | - | - | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  | double precision | not executed |  | - | - | - | 0.55 | 0.24 | - | - |
|  |  | executed | continuity | - | - | - | 93 | 40 | - | - |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
| LDE< $={ }^{1)}$ | single precision | continuity |  | - | - | - | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |
|  |  | no continuity |  |  | - | - | - | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
|  | double precision | continuity |  | - | - | - | 93 | 40 | - | - |  |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |  |
|  |  | no continuity |  |  | - | - | - | 92 | 40 | - | - |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
| ANDE<= ${ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  | double precision | not executed |  | - | - | - | 0.55 | 0.24 | - | - |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
| ORE< $={ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  | double precision | not executed |  | - | - | - | 0.55 | 0.24 | - | - |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
| LDE< ${ }^{1)}$ | single precision | continuity |  | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |  |
|  |  | no continuity |  |  | - | - | - | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
|  | double precision | continuity |  | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |  |
|  |  | no continuity |  |  | - | - | - | 92 | 40 | - | - |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
| ${ }^{1}$ The Qn/QnH changes in processing time depending on the serial No. of the CPU module. <br> Top : The first 5 digits of the serial No. are " 05031 " or lower <br> Bottom: The first 5 digits of the serial No. are "05032" or higher <br> For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom. |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Tab. A-9: $\quad$ Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Basic model |  |  | High Performance |  | Process | Redund. |
|  |  |  |  | Q00J | Q00 | 001 | Qn | QnH | QnPH | QnPRH |
| ANDE< ${ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | executed | continuity | - | - | - | 92 14.9 | 40 6.4 | 6.4 | 6.4 |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  | double precision | not executed |  | - | - | - | 0.55 | 0.24 | - | - |
|  |  | executed | continuity | - | - | - | 92 | 40 | - | - |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
| ORE< ${ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | executed | continuity | - | - | - | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  | double precision | not executed |  | - | - | - | 0.55 | 0.24 | - | - |
|  |  | executed | continuity | - | - | - | 93 | 40 | - | - |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |
|  |  |  | no continuity |  |  |  | 14.9 | 6.4 |  |  |
| LDE> $={ }^{1)}$ | single precision | continuity |  | - | - | - | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |
|  |  | no continuity |  |  | - | - | - | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
|  | double precision | continuity |  | - | - | - | 93 | 40 | - | - |  |
|  |  |  |  | 14.9 |  |  | 6.4 |  |  |  |
|  |  | no continuity |  |  | - | - | - | 92 | 40 | - | - |
|  |  |  |  | 14.9 |  |  |  | 6.4 |  |  |  |
| ANDE> ${ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  | double precision | not executed |  | - | - | - | 0.55 | 0.24 | - | - |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
| ORE> ${ }^{1)}$ | single precision | not executed |  | - | - | - | 0.55 | 0.24 | 0.24 | 0.24 |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | 6.4 | 6.4 |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  | double precision | not executed |  | - | - | - | 0.55 | 0.24 | - | - |  |
|  |  | executed | continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
|  |  |  | no continuity | - | - | - | 92 | 40 | - | - |  |
|  |  |  |  |  |  |  | 14.9 | 6.4 |  |  |  |
| LD\$= | continuity |  |  | - | - | - | 38 | 16 | 16 | 16 |  |
|  | no continuity |  |  | - | - | - | 34 | 15 | 15 | 15 |  |
| AND\$= | not executed |  |  | - | - | - | 0.56 | 0.23 | 0.23 | 0.23 |  |
|  | executed |  |  | - | - | - | 39 | 17 | 17 | 17 |  |
|  | executed | no C | nuity | - | - | - | 32 | 14 | 14 | 14 |  |
| ${ }^{1}$ The Qn/QnH | s in processin | dependin | the serial | of the | J mod |  |  |  |  |  |  |
| Top : The firs | its of the serial | re "05031" | lower |  |  |  |  |  |  |  |  |
| Bottom: The | digits of the se | are "050 | or higher |  |  |  |  |  |  |  |  |
| For the condi | be satisfied w | instruction | is not execu | there | 0 dif | tiatio | tween | top and | bottom |  |  |

Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Basic model |  |  | High Performance |  | Process | Redund. |
|  |  |  | Q00J | 000 | Q01 | Qn | QnH | QnPH | QnPRH |
| OR\$= | not executed |  | - | - | - | 0.56 | 0.24 | 0.24 | 0.24 |
|  | executed | continuity | - | - | - | 40 | 17 | 17 | 17 |
|  | executed | no continuity | - | - | - | 33 | 14 | 14 | 14 |
| LD\$<> | continuity |  | - | - | - | 32 | 14 | 14 | 14 |
|  | no continuity |  | - | - | - | 40 | 17 | 17 | 17 |
| AND\$<> | not executed |  | - | - | - | 0.56 | 0.23 | 0.23 | 0.23 |
|  | executed | continuity | - | - | - | 33 | 14 | 14 | 14 |
|  |  | no continuity | - | - | - | 39 | 17 | 17 | 17 |
| OR\$<> | not executed |  | - | - | - | 0.56 | 0.24 | 0.24 | 0.24 |
|  | executed | continuity | - | - | - | 32 | 14 | 14 | 14 |
|  |  | no continuity | - | - | - | 39 | 17 | 17 | 17 |
| LD\$> | continuity |  | - | - | - | 32 | 14 | 14 | 14 |
|  | no continuity |  | - | - | - | 40 | 17 | 17 | 17 |
| AND\$> | not executed |  | - | - | - | 0.56 | 0.23 | 0.23 | 0.23 |
|  | executed | continuity | - | - | - | 33 | 14 | 14 | 14 |
|  |  | no continuity | - | - | - | 39 | 17 | 17 | 17 |
| OR\$> | not executed |  | - | - | - | 0.56 | 0.24 | 0.24 | 0.24 |
|  | executed | continuity | - | - | - | 32 | 14 | 14 | 14 |
|  |  | no continuity | - | - | - | 39 | 17 | 17 | 17 |
| LD\$<= | continuity |  | - | - | - | 40 | 17 | 17 | 17 |
|  | no continuity |  | - | - | - | 32 | 14 | 14 | 14 |
| AND\$<= | not executed |  | - | - | - | 0.56 | 0.23 | 0.23 | 0.23 |
|  | executed | continuity | - | - | - | 39 | 17 | 17 | 17 |
|  |  | no continuity | - | - | - | 32 | 14 | 14 | 14 |
| OR\$<= | not executed |  | - | - | - | 0.56 | 0.24 | 0.24 | 0.24 |
|  | executed | continuity | - | - | - | 40 | 17 | 17 | 17 |
|  |  | no continuity | - | - | - | 33 | 14 | 14 | 14 |
| LD\$< |  |  | - | - | - | 32 | 14 | 14 | 14 |
|  | no continuity |  | - | - | - | 40 | 17 | 17 | 17 |
| AND\$< | not executed |  | - | - | - | 0.56 | 0.23 | 0.23 | 0.23 |
|  | executed | continuity | - | - | - | 32 | 14 | 14 | 14 |
|  |  | no continuity | - | - | - | 39 | 16 | 16 | 16 |
| OR\$< | not executed |  | - | - | - | 0.56 | 0.24 | 0.24 | 0.24 |
|  | executed | continuity | - | - | - | 32 | 14 | 14 | 14 |
|  |  | no continuity | - | - | - | 39 | 16 | 16 | 16 |
| LD\$>= | continuity |  | - | - | - | 40 | 17 | 17 | 17 |
|  | no continuity |  | - | - | - | 32 | 14 | 14 | 14 |
| AND\$>= | not executed |  | - | - | - | 0.56 | 0.23 | 0.23 | 0.23 |
|  | executed | continuity | - | - | - | 39 | 16 | 16 | 16 |
|  | executed | no continuity | - | - | - | 32 | 14 | 14 | 14 |
| OR\$>= | not executed |  | - | - | - | 0.56 | 0.24 | 0.24 | 0.24 |
|  | executed | continuity | - | - | - | 39 | 17 | 17 | 17 |
|  | executed | no continuity | - | - | - | 32 | 14 | 14 | 14 |
| $\begin{aligned} & \text { BKCMP= } \\ & \text { BKCMP=P } \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 97 | 48 | 21 | 21 | 21 |
|  |  |  | 205 | 175 | 165 | 142 | 61 | 61 | 61 |
| $\begin{aligned} & \hline \text { BKCMP<> } \\ & \text { BKCMP<>P } \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 98 | 48 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  | 210 | 180 | 165 | 150 | 65 | 65 | 65 |
| $\begin{array}{\|l\|} \hline \text { BKCMP> } \\ \text { BKCMP>P } \end{array}$ | $\mathrm{n}=1$ |  | 130 | 105 | 97 | 48 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  | 210 | 180 | 165 | 142 | 61 | 61 | 61 |
| $\begin{aligned} & \hline \text { BKCMP>= } \\ & \text { BKCMP>=P } \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 98 | 48 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  | 205 | 175 | 165 | 150 | 65 | 65 | 65 |
| $\begin{aligned} & \mathrm{BKCMP}< \\ & \mathrm{BKCMP}<\mathrm{P} \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 98 | 48 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  | 210 | 180 | 165 | 158 | 68 | 68 | 68 |
| $\begin{aligned} & \mathrm{BKCMP}<= \\ & \mathrm{BKCMP}<=P \end{aligned}$ | $\begin{gathered} \mathrm{n}=1 \\ \mathrm{n}=96 \end{gathered}$ |  | 130 | 105 | 97 | 48 | 21 | 21 | 21 |
|  |  |  | 205 | 175 | 165 | 150 | 65 | 65 | 65 |

${ }^{1}$ The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are "05031" or lower
Bottom: The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.
Tab. A-9: $\quad$ Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Basic model |  |  | High Performance |  | $\begin{array}{\|c\|} \hline \text { Process } \\ \hline \text { QnPH } \\ \hline \end{array}$ | Redund. <br> QnPRH |
|  |  |  | Q00J | 000 | 001 | Qn | OnH |  |  |
| $\begin{aligned} & \hline+(s, d) \\ & +P(s, d) \end{aligned}$ |  | executed | 1.0 | 0.80 | 0.50 | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & +(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & +\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ |  | executed | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline-(s, d) \\ & -P(s, d) \end{aligned}$ |  | executed | 1.0 | 0.80 | 0.50 | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & \hline-(s 1, s 2, d) \\ & -P(s 1, s 2, d) \end{aligned}$ |  | executed | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \mathrm{D}+(\mathrm{s}, \mathrm{~d}) \\ & \mathrm{D}+\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{aligned}$ |  | executed | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 | 0.31 | 0.31 |
| $\begin{aligned} & \hline \mathrm{D}+(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \mathrm{D}+\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ |  | executed | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{aligned} & \text { D- (s, d) } \\ & \text { D-P }(s, d) \end{aligned}$ |  | executed | 1.3 | 1.04 | 0.65 | 0.71 | 0.30 | 0.30 | 0.30 |
| $\begin{array}{\|l\|} \hline \mathrm{D}-(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{D}-\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ |  | executed | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{aligned} & \hline \mathrm{x}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \mathrm{xP}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \hline \end{aligned}$ |  | executed | 1.1 | 0.88 | 0.55 | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline /(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & / \mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ |  |  | 19 | 16 | 15 | 2.7 | 1.2 | 1.2 | 1.2 |
| $\begin{array}{\|l\|} \hline \text { Dx (s1,s2,d) } \\ \operatorname{DxP}(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 41 | 34 | 31 | 7.9 | 3.4 | 3.4 | 3.4 |
| $\begin{array}{\|l\|} \hline \mathrm{D} /(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{D} / \mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 28 | 23 | 21 | 14 | 6.1 | 6.1 | 6.1 |
| $\begin{aligned} & \mathrm{B}+(\mathrm{s}, \mathrm{~d}) \\ & \mathrm{B}+\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{aligned}$ |  |  | 34 | 28 | 26 | 2.2 | 1.0 | 1.0 | 1.0 |
| $\begin{array}{\|l} \hline \mathrm{B}+(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{B}+\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 47 | 39 | 37 | 5.0 | 2.2 | 2.2 | 2.2 |
| $\begin{aligned} & \hline \mathrm{B}-(\mathrm{s}, \mathrm{~d}) \\ & \mathrm{B}-\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{aligned}$ |  |  | 34 | 28 | 26 | 2.0 | 0.9 | 0.9 | 0.9 |
| $\begin{array}{\|l\|} \hline \text { B- }(s 1, s 2, d) \\ B-P(s 1, s 2, d) \end{array}$ |  |  | 48 | 40 | 38 | 4.9 | 2.1 | 2.1 | 2.1 |
| $\begin{array}{\|l} \hline \mathrm{DB}+(\mathrm{s}, \mathrm{~d}) \\ \mathrm{DB}+\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 58 | 48 | 44 | 12 | 5.0 | 5.0 | 5.0 |
| $\begin{array}{\|l\|} \hline \mathrm{DB}+(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{DB}+\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 60 | 49 | 46 | 12 | 5.3 | 5.3 | 5.3 |
| $\begin{array}{\|l\|} \hline \text { DB- }(\mathrm{s}, \mathrm{~d}) \\ \mathrm{DB}-\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 59 | 48 | 45 | 11 | 4.8 | 4.8 | 4.8 |
| $\begin{aligned} & \hline \text { DB- }(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \mathrm{DB}-\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ |  |  | 60 | 51 | 45 | 12 | 5.2 | 5.2 | 5.2 |
| $\begin{array}{\|l} \hline \operatorname{Bx}(s 1, s 2, d) \\ \operatorname{BxP}(s 1, s 2, d) \\ \hline \end{array}$ |  |  | 42 | 35 | 33 | 3.7 | 1.6 | 1.6 | 1.6 |
| $\begin{array}{\|l} \hline \mathrm{B} /(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{B} / \mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 48 | 40 | 37 | 3.8 | 1.6 | 1.6 | 1.6 |
| $\begin{array}{\|l\|} \hline \operatorname{DBx}(s 1, s 2, d) \\ \operatorname{DBxP}(s 1, s 2, d) \\ \hline \end{array}$ |  |  | 140 | 120 | 110 | 24 | 10 | 10 | 10 |
| $\begin{array}{\|l\|} \hline \mathrm{DB} /(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{DB} / \mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ |  |  | 83 | 69 | 65 | 27 | 12 | 12 | 12 |
| $\begin{aligned} & E_{+}(s, d) \\ & E_{+} P(s, d) \end{aligned}$ | single precision | $\begin{gathered} s=0, d=0 \\ s=2^{127}, d=2^{127} \end{gathered}$ | - | - | - | 1.8 | 0.78 | 0.78 | 0.78 |
|  | double precision | $\begin{gathered} s=0, d=0 \\ s=2^{127}, d=2^{127} \end{gathered}$ | - | - | - | 203 | 87 | - | - |
| E+ (s1, s2, d) | single precision | $\begin{gathered} s 1=0, s 2=0 \\ s 1=2^{127}, s 2=2^{127} \end{gathered}$ | - | - | - | 2.4 | 1.1 | 1.1 | 1.1 |
| $\mathrm{E}+\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d})$ | double precision | $\begin{gathered} s=0, d=0 \\ s=2^{127}, d=2^{127} \end{gathered}$ | - | - | - | 209 | 90 | - | - |

Tab. A-9: Processing times for QCPU (except Universal model CPU)


Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Basic model |  |  | High Performance |  | $\begin{array}{\|c\|} \hline \text { Process } \\ \hline \text { QnPH } \\ \hline \end{array}$ | Redund. <br> QnPRH |
|  |  | Q00J | 000 | 001 | Qn | QnH |  |  |
| GRY GRYP |  | 19 | 16 | 15 | 4.7 | 2.0 | 2.0 | 2.0 |
| DGRY DGRYP |  | 23 | 19 | 17 | 5.3 | 2.3 | 2.3 | 2.3 |
| GBIN GBINP |  | 52 | 42 | 40 | 18 | 7.7 | 7.7 | 7.7 |
| $\begin{array}{\|l} \hline \text { DGBIN } \\ \text { DGBINP } \end{array}$ |  | 110 | 88 | 84 | 32 | 14 | 14 | 14 |
| $\begin{array}{\|l\|} \hline \text { NEG } \\ \text { NEGP } \end{array}$ |  | 16 | 13 | 12 | 3.6 | 1.6 | 1.6 | 1.6 |
| $\begin{array}{\|l\|} \hline \text { DNEG } \\ \text { DNEGP } \end{array}$ |  | 19 | 17 | 15 | 4.3 | 1.8 | 1.8 | 1.8 |
| ENEG ENEGP |  | - | - | - | 3.9 | 1.7 | 1.7 | 1.7 |
| BKBCD | $\mathrm{n}=1$ | 78 | 63 | 57 | 38 | 17 | 17 | 17 |
|  | $\mathrm{n}=96$ | 315 | 275 | 250 | 99 | 43 | 43 | 43 |
| $\operatorname{BKBIN}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ | $\mathrm{n}=1$ | 74 | 61 | 57 | 38 | 17 | 17 | 17 |
| $\operatorname{BKBINP}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ | $\mathrm{n}=96$ | 285 | 255 | 230 | 99 | 43 | 43 | 43 |
| MOV | $\mathrm{s}=\mathrm{D} 0, \mathrm{~d}=\mathrm{D} 1$ | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 | 0.10 | 0.10 |
| MOVP | $s=D 0, d=J 1 / W 1$ | 155 | 130 | 120 | $140{ }^{2)}$ | $60^{2)}$ | $60^{2)}$ | $60^{2)}$ |
| DMOV | $\mathrm{s}=\mathrm{D} 0, \mathrm{~d}=\mathrm{D} 1$ | 0.90 | 0.72 | 0.45 | 0.47 | 0.20 | 0.20 | 0.20 |
| DMOVP | $s=D 0, d=J 1 / W 1$ | 165 | 135 | 120 | $147{ }^{2)}$ | $64^{2)}$ | $64^{2)}$ | $64^{2)}$ |
| $\begin{array}{\|l\|} \hline \text { EMOV } \\ \text { EMOVP } \end{array}$ |  | - | - | - | 0.63 | 0.27 | 0.27 | 0.27 |
| \$MOV | 0 characters (basic model) | 46 | 38 | 35 | 40 | 17 | 17 | 17 |
| \$MOVP | 32 characters (basic model) | 98 | 80 | 73 |  |  |  |  |
| CML CMLP |  | 0.70 | 0.56 | 0.35 | 0.40 | 0.17 | 0.17 | 0.17 |
| DCML DCMLP |  | 0.90 | 0.72 | 0.45 | 0.55 | 0.24 | 0.24 | 0.24 |
| BMOV (s, d, n) | $\mathrm{n}=1$ | 27 | 21 | 20 | 17 | 7.1 | 7.1 | 7.1 |
| BMOVP (s, d, n) | $\mathrm{n}=96$ | 72 | 62 | 53 | 32 | 14 | 14 | 14 |
| FMOV (s, d, n) | $\mathrm{n}=1$ | 23 | 19 | 17 | 6.7 | 2.9 | 2.9 | 2.9 |
| FMOVP (s, d, n) | $\mathrm{n}=96$ | 48 | 41 | 36 | 14 | 6.1 | 6.1 | 6.1 |
| $\begin{aligned} & \hline \mathrm{XCH} \\ & \mathrm{XCHP} \end{aligned}$ |  | 7.6 | 6.3 | 5.7 | 1.3 | 0.54 | 0.54 | 0.54 |
| $\begin{array}{\|l\|} \hline \text { DXCH } \\ \text { DXCHP } \end{array}$ |  | 9.5 | 8.0 | 7.1 | 1.3 | 0.54 | 0.54 | 0.54 |
| BXCH (d1, d2, n) | $\mathrm{n}=1$ | 62 | 51 | 48 | 31 | 13 | 13 | 13 |
| BXCHP (d1, d2, n) | $\mathrm{n}=96$ | 165 | 140 | 125 | 84 | 36 | 36 | 36 |
| SWAP SWAPP |  | 17 | 14 | 13 | 3.7 | 1.6 | 1.6 | 1.6 |
| CJ |  | 10 | 8.5 | 8.1 | 3.2 | 1.4 | 1.4 | 1.4 |
| SCJ |  | 10 | 8.5 | 8.1 | 3.2 | 1.4 | 1.4 | 1.4 |
| JMP |  | 11 | 8.5 | 8.1 | 3.2 | 1.4 | 1.4 | 1.4 |
| GOEND |  | 3.3 | 2.9 | 2.8 | 0.39 | 0.34 | 0.34 | 0.34 |
| El |  | 14 | 11 | 11 | 1.3 | 0.54 | 0.54 | 0.54 |
| DI |  | 13 | 12 | 11 | 0.95 | 0.41 | 0.41 | 0.41 |
| IMASK |  | 41 | 34 | 35 | 11 | 4.6 | 4.6 | 4.6 |
| IRET |  | 205 | 170 | 155 | 1.6 | 0.68 | 0.68 | 0.68 |
| $\begin{aligned} & \text { RFS } \\ & \text { RFSP } \end{aligned}$ | $\mathrm{S}=\mathrm{X}, \mathrm{n}=1$ | 55 | 46 | 43 | 6.7 | 4.7 | 4.7 | 4.7 |
|  | $s=Y, n=1$ | 54 | 45 | 41 |  |  |  |  |
|  | $\mathrm{s}=\mathrm{X}, \mathrm{n}=96$ | 79 | 64 | 59 | 19 | 13 | 13 | 13 |
|  | $s=Y, n=96$ | 73 | 61 | 56 |  |  |  |  |

[^89]Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Basic model |  |  | High Performance |  | $\begin{array}{\|c\|} \hline \text { Process } \\ \hline \text { QnPH } \\ \hline \end{array}$ | Redund. <br> QnPRH |
|  |  | Q00J | 000 | 001 | Qn | QnH |  |  |
| UDCNT1 |  | - | - | - | 15 | 6.5 | 6.5 | - |
| UDCNT2 |  | - | - | - | 16 | 6.8 | 6.8 | - |
| TTMR |  | - | - | - | 10 | 4.4 | 4.4 | - |
| STMR |  | - | - | - | 20 | 7.1 | 7.1 | - |
| ROTC |  | - | - | - | 26 | 11 | 11 | - |
| RAMP |  | - | - | - | 18 | 7.7 | 7.7 | - |
| SPD |  | - | - | - | 19 | 8.3 | 8.3 | - |
| PLSY |  | - | - | - | 10 | 4.5 | 4.5 | - |
| PWM |  | - | - | - | 9.1 | 3.9 | 3.9 | - |
| MTR |  | - | - | - | 11 | 4.9 | 4.9 | - |
| $\begin{array}{\|l\|} \hline \text { WAND }(\mathrm{s}, \mathrm{~d}) \\ \text { WANDP }(\mathrm{s}, \mathrm{~d}) \\ \hline \end{array}$ | executed | 1.0 | 0.80 | 0.50 | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & \text { WAND (s1, s2, d) } \\ & \text { WANDP (s1, s2, d) } \end{aligned}$ | executed | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{array}{\|l\|} \hline \operatorname{DAND}(\mathrm{s}, \mathrm{~d}) \\ \operatorname{DANDP}(\mathrm{s}, \mathrm{~d}) \\ \hline \end{array}$ | executed | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 | 0.31 | 0.31 |
| $\begin{array}{\|l\|} \hline \operatorname{DAND~(s1,~s2,~d)~} \\ \text { DANDP (s1, s2, d) } \end{array}$ | executed | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 | 0.34 | 0.34 |
| BKAND <br> (s1, s2, d, n) <br> BKANDP <br> ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}$ ) | $\mathrm{n}=1$ | 110 | 87 | 79 | 36 | 16 | 16 | 16 |
|  | $\mathrm{n}=96$ | 185 | 155 | 140 | 74 | 32 | 32 | 32 |
| $\begin{aligned} & \text { WOR (s, d) } \\ & \text { WOR }(s, d) \end{aligned}$ | executed | 1.0 | 0.80 | 0.50 | 0.40 | 0.17 | 0.17 | 0.17 |
| $\begin{array}{\|l\|} \hline \text { WOR }(s 1, s 2, d) \\ \text { WORP }(s 1, s 2, d) \\ \hline \end{array}$ | executed | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{array}{\|l\|} \hline \operatorname{DOR}(\mathrm{s}, \mathrm{~d}) \\ \operatorname{DORP}(\mathrm{s}, \mathrm{~d}) \\ \hline \end{array}$ | executed | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 | 0.31 | 0.31 |
| $\begin{array}{\|l\|} \hline \operatorname{DOR}(s 1, s 2, d) \\ \operatorname{DORP}(s 1, s 2, d) \\ \hline \end{array}$ | executed | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 | 0.34 | 0.34 |
| BKOR (s1, s2, d, n) | $\mathrm{n}=1$ | 110 | 87 | 81 | 36 | 16 | 16 | 16 |
| $\operatorname{BKORP}$ (s1, s2, d, n) | $\mathrm{n}=96$ | 185 | 155 | 140 | 74 | 32 | 32 | 32 |
| $\begin{aligned} & \text { WXOR }(s, d) \\ & \text { WXORP }(s, d) \end{aligned}$ | executed | 1.0 | 0.80 | 0.50 | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & \hline \text { WXOR (s1, s2, d) } \\ & \text { WXORP (s1, s2, d) } \end{aligned}$ | executed | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{array}{\|l\|} \hline \operatorname{DXOR}(\mathrm{s}, \mathrm{~d}) \\ \operatorname{DXORP}(\mathrm{s}, \mathrm{~d}) \\ \hline \end{array}$ | executed | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 | 0.31 | 0.31 |
| $\begin{array}{\|l} \hline \operatorname{DXOR}(s 1, s 2, d) \\ \operatorname{DXORP}(s 1, s 2, d) \end{array}$ | executed | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{array}{\|l\|} \hline \text { BKXOR } \\ \text { (s1, s2, d, n) } \\ \text { BKXORP } \\ (s 1, s 2, d, n) \\ \hline \end{array}$ | $\mathrm{n}=1$ | 110 | 87 | 81 | 36 | 16 | 16 | 16 |
|  | $\mathrm{n}=96$ | 183 | 155 | 140 | 74 | 32 | 32 | 32 |
| $\begin{array}{\|l\|} \hline \text { WXNR }(s, d) \\ \text { WXNRP }(s, d) \\ \hline \end{array}$ | executed | 1.0 | 0.80 | 0.50 | 0.40 | 0.17 | 0.17 | 0.17 |
| WXNR ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}$ ) WXNRP (s1, s2, d) | executed | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{array}{\|l\|} \hline \operatorname{DXNR}(\mathrm{s}, \mathrm{~d}) \\ \operatorname{DXNRP}(\mathrm{s}, \mathrm{~d}) \\ \hline \end{array}$ | executed | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 | 0.31 | 0.31 |
| $\begin{array}{\|l\|} \hline \operatorname{DXNR}(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \operatorname{DXNRP}(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ | executed | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{aligned} & \hline \text { BKXNR } \\ & (s 1, s 2, d, n) \\ & \text { BKXNR } \\ & (s 1, s 2, d, n) \end{aligned}$ | $\mathrm{n}=1$ | 110 | 87 | 82 | 36 | 16 | 16 | 16 |
|  | $\mathrm{n}=96$ | 185 | 155 | 140 | 74 | 32 | 32 | 32 |
| ROR <br> (d, n) RORP <br> (d, n) | $\mathrm{n}=1$ | 13 | 11 | 9.7 | 2.0 | 0.85 | 0.85 | 0.85 |
|  | $\mathrm{n}=15$ | 13 | 11 | 9.7 | 2.0 | 0.85 | 0.85 | 0.85 |

Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction |  | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Basic model |  |  | High Performance |  | $\begin{array}{\|c\|} \hline \text { Process } \\ \hline \text { QnPH } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Redund. } \\ \hline \text { QnPRH } \\ \hline \end{array}$ |
|  |  |  |  | Q00J | Q00 | 001 | Qn | QnH |  |  |
| $\begin{array}{\|l\|} \hline \operatorname{RCR}(\mathrm{d}, \mathrm{n}) \\ \operatorname{RCRP}(\mathrm{d}, \mathrm{n}) \\ \hline \end{array}$ |  | $\mathrm{n}=1$ |  | 15 | 12 | 12 | 1.6 | 0.68 | 0.68 | 0.68 |
|  |  | $\mathrm{n}=15$ |  | 15 | 13 | 12 | 1.6 | 0.68 | 0.68 | 0.68 |
| $\begin{aligned} & \text { ROL (d, n) } \\ & \text { ROLP }(d, n) \end{aligned}$ |  | $\mathrm{n}=1$ |  | 13 | 11 | 10 | 2.0 | 0.85 | 0.85 | 0.85 |
|  |  | $\mathrm{n}=15$ |  | 13 | 11 | 10 | 2.0 | 0.85 | 0.85 | 0.85 |
| $\begin{aligned} & \hline \operatorname{RCL}(\mathrm{d}, \mathrm{n}) \\ & \mathrm{RCLP}(\mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ |  | 15 | 13 | 12 | 1.6 | 0.68 | 0.68 | 0.68 |
|  |  | $\mathrm{n}=15$ |  | 16 | 13 | 12 | 1.6 | 0.68 | 0.68 | 0.68 |
| $\begin{array}{\|l\|} \hline \text { DROR (d, n) } \\ \text { DRORP (d, n) } \\ \hline \end{array}$ |  | $\mathrm{n}=1$ |  | 15 | 12 | 12 | 3.9 | 1.7 | 1.7 | 1.7 |
|  |  | $\mathrm{n}=31$ |  | 15 | 13 | 12 | 4.0 | 1.7 | 1.7 | 1.7 |
| $\begin{aligned} & \hline \operatorname{DRCR}(\mathrm{d}, \mathrm{n}) \\ & \operatorname{DRCRP}(\mathrm{d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ |  | 17 | 14 | 14 | 4.3 | 1.8 | 1.8 | 1.8 |
|  |  | $\mathrm{n}=31$ |  | 18 | 16 | 15 | 4.3 | 1.9 | 1.9 | 1.9 |
| $\begin{array}{\|l} \hline \operatorname{DROL}(\mathrm{d}, \mathrm{n}) \\ \operatorname{DROLP}(\mathrm{d}, \mathrm{n}) \end{array}$ |  | $\mathrm{n}=1$ |  | 14 | 13 | 12 | 3.9 | 1.7 | 1.7 | 1.7 |
|  |  | $\mathrm{n}=31$ |  | 14 | 13 | 12 | 4.0 | 1.7 | 1.7 | 1.7 |
| $\begin{array}{\|l\|} \hline \operatorname{DRCL}(\mathrm{d}, \mathrm{n}) \\ \operatorname{DRCLP}(\mathrm{d}, \mathrm{n}) \end{array}$ |  | $\mathrm{n}=1$ |  | 18 | 15 | 14 | 4.3 | 1.8 | 1.8 | 1.8 |
|  |  | $\mathrm{n}=31$ |  | 20 | 17 | 16 | 4.3 | 1.9 | 1.9 | 1.9 |
| $\begin{aligned} & \hline \operatorname{SFR}(d, n) \\ & \operatorname{SFRP}(d, n) \end{aligned}$ |  | $\mathrm{n}=1$ |  | 13 | 10 | 9.7 | 1.7 | 0.75 | 0.75 | 0.75 |
|  |  | $\mathrm{n}=15$ |  | 13 | 11 | 9.5 | 2.0 | 0.85 | 0.85 | 0.85 |
| $\begin{array}{\|l\|} \hline \text { SFL (d, n) } \\ \operatorname{SFLP}(d, n) \end{array}$ |  | $\mathrm{n}=1$ |  | 12 | 10 | 9.5 | 1.7 | 0.75 | 0.75 | 0.75 |
|  |  | $\mathrm{n}=15$ |  | 12 | 9.8 | 9.5 | 2.0 | 0.85 | 0.85 | 0.85 |
| $\begin{array}{\|l} \hline \operatorname{BSFR}(\mathrm{d}, \mathrm{n}) \\ \operatorname{BSFRP}(\mathrm{d}, \mathrm{n}) \end{array}$ |  | $\mathrm{n}=1$ |  | 42 | 35 | 33 | 20 | 8.6 | 8.6 | 8.6 |
|  |  | $\mathrm{n}=96$ |  | 69 | 58 | 54 | 24 | 10 | 10 | 10 |
| $\begin{aligned} & \hline \operatorname{BSFL}(d, n) \\ & \operatorname{BSFLP}(d, n) \end{aligned}$ |  | $\mathrm{n}=1$ |  | 41 | 34 | 32 | 20 | 8.5 | 8.5 | 8.5 |
|  |  | $\mathrm{n}=96$ |  | 63 | 53 | 50 | 23 | 10 | 10 | 10 |
| $\begin{aligned} & \text { DSFR (d, n) } \\ & \text { DSFRP (d, n) } \end{aligned}$ |  | $\mathrm{n}=1$ |  | 19 | 16 | 15 | 1.3 | 0.58 | 0.58 | 0.58 |
|  |  | $\mathrm{n}=96$ |  | 71 | 61 | 53 | 25 | 11 | 11 | 11 |
| $\begin{aligned} & \hline \text { DSFL (d, n) } \\ & \text { DSFLP (d, n) } \end{aligned}$ |  | $\mathrm{n}=1$ |  | 19 | 16 | 15 | 1.3 | 0.58 | 0.58 | 0.58 |
|  |  | $\mathrm{n}=96$ |  | 70 | 60 | 52 | 26 | 11 | 11 | 11 |
| $\begin{aligned} & \hline \operatorname{BSET}(d, n) \\ & \operatorname{BSETP}(d, n) \end{aligned}$ |  | $\mathrm{n}=1$ |  | 27 | 22 | 20 | 7.6 | 3.3 | 3.3 | 3.3 |
|  |  | $\mathrm{n}=15$ |  | 27 | 22 | 20 | 7.6 | 3.3 | 3.3 | 3.3 |
| $\begin{aligned} & \operatorname{BRST}(\mathrm{d}, \mathrm{n}) \\ & \operatorname{BRSTP}(\mathrm{d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ |  | 27 | 22 | 21 | 7.6 | 3.3 | 3.3 | 3.3 |
|  |  | $\mathrm{n}=15$ |  | 27 | 22 | 21 | 7.6 | 3.3 | 3.3 | 3.3 |
| $\begin{aligned} & \hline \text { TEST (s1, s2, d) } \\ & \operatorname{TESTP}(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ |  |  |  | 35 | 30 | 27 | 8.2 | 3.5 | 3.5 | 3.5 |
| $\begin{aligned} & \text { DTEST (s1, s2, d) } \\ & \text { DTESTP (s1, s2, d) } \end{aligned}$ |  |  |  | 37 | 31 | 28 | 9.2 | 3.9 | 3.9 | 3.9 |
| $\operatorname{BKRST}(\mathrm{s}, \mathrm{n})$$\operatorname{BKRST}(\mathrm{s}, \mathrm{n})$ |  | $\mathrm{n}=1$ |  | 49 | 41 | 38 | 18 | 7.8 | 7.8 | 7.8 |
|  |  | $\mathrm{n}=96$ |  | 64 | 54 | 50 | 19 | 8.2 | 8.2 | 8.2 |
| $\begin{aligned} & \text { SER (s1, s2, d, n) } \\ & \text { SERP (s1, s2, d, n) } \end{aligned}$ | $\mathrm{n}=1$ | match |  | 56 | 54 | 42 | 22 | 9.6 | 9.6 | 9.6 |
|  |  | no match |  | 56 | 54 | 42 | 21 | 8.9 | 8.9 | 8.9 |
|  | $\mathrm{n}=96$ | match |  | 280 | 240 | 220 | 115 | 49 | 49 | 49 |
|  |  | no match |  | 280 | 240 | 220 | 133 | 57 | 57 | 57 |
| $\begin{aligned} & \text { DSER (s1, s2, d, n) } \\ & \text { DSERP (s1, s2, d, n) } \end{aligned}$ | $\mathrm{n}=1$ | match |  | 71 | 67 | 53 | 23 | 9.9 | 9.9 | 9.9 |
|  |  | no match |  | 71 | 67 | 54 | 23 | 9.7 | 9.7 | 9.7 |
|  | $\mathrm{n}=96$ | match |  | 495 | 415 | 375 | 142 | 61 | 61 | 61 |
|  |  | no match |  | 500 | 415 | 375 | 132 | 57 | 57 | 57 |
| $\begin{aligned} & \text { SUM } \\ & \text { SUMP } \end{aligned}$ |  | $\mathrm{S}=0$ |  | 32 | 26 | 25 | 3.9 | 1.7 | 1.7 | 1.7 |
|  |  | $\mathrm{s}=\mathrm{FFFFH}$ |  | 27 | 22 | 21 |  |  |  |  |
| $\begin{array}{\|l} \hline \text { DSUM } \\ \text { DSUMP } \end{array}$ |  | $\mathrm{S}=0$ |  | 54 | 44 | 42 | 4.7 | 2.0 | 2.0 | 2.0 |
|  |  | S = FFFFFFFFH |  | 54 | 44 | 42 | 12 | 5.0 | 5.0 | 5.0 |
| $\begin{aligned} & \text { DECO }(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \operatorname{DECOP}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=2$ |  | 60 | 50 | 46 | 20 | 8.6 | 8.6 | 8.6 |
|  |  | $\mathrm{n}=8$ |  | 80 | 65 | 61 | 27 | 12 | 12 | 12 |
| $\begin{aligned} & \operatorname{ENCO}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \operatorname{ENCOP}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=2$ | M1 = ON | 66 | 55 | 51 | 21 | 9.1 | 9.1 | 9.1 |
|  |  |  | M4 = ON | 66 | 54 | 51 | 21 | 9.1 | 9.1 | 9.1 |
|  |  | $\mathrm{n}=8$ | M1 = ON | 90 | 76 | 71 | 28 | 12 | 12 | 12 |
|  |  |  | M256 = ON | 76 | 74 | 71 | 26 | 11 | 11 | 11 |
| $\begin{aligned} & \hline \text { SEG } \\ & \text { SEGP } \end{aligned}$ |  |  |  | 8.0 | 6.8 | 6.1 | 1.3 | 0.54 | 0.54 | 0.54 |

Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Basic model |  |  | High Performance |  | Process <br> QnPH | Redund. QnPRH |
|  |  | Q00J | 000 | 001 | Qn | QnH |  |  |
| $\begin{array}{\|l\|} \hline \operatorname{DIS}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ \operatorname{DISP}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ \hline \end{array}$ | $\mathrm{n}=1$ | 47 | 39 | 36 | 18 | 7.7 | 7.7 | 7.7 |
|  | $\mathrm{n}=4$ | 53 | 43 | 40 | 19 | 8.3 | 8.3 | 8.3 |
| $\begin{array}{\|l\|} \hline \operatorname{UNI}(s, d, n) \\ \operatorname{UNIP}(s, d, n) \end{array}$ | $\mathrm{n}=1$ | 54 | 44 | 41 | 21 | 8.9 | 8.9 | 8.9 |
|  | $\mathrm{n}=4$ | 60 | 49 | 46 | 23 | 9.7 | 9.7 | 9.7 |
| $\begin{array}{\|l\|} \hline \text { NDIS (s1, d, s2) } \\ \text { NDISP (s1, d, s2) } \end{array}$ |  | 92 | 76 | 38 | 41 | 18 | 18 | 18 |
| $\begin{array}{\|l} \hline \text { NUNI (s1, d, s2) } \\ \text { NUNIP (s1, d, s2) } \end{array}$ |  | 47 | 39 | 36 | 42 | 18 | 18 | 18 |
| $\begin{aligned} & \text { WTOB }(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \text { WTOBP }(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 56 | 46 | 42 | 47 | 20 | 20 | 20 |
|  | $\mathrm{n}=96$ | 190 | 155 | 145 | 99 | 43 | 43 | 43 |
| BTOW (s, d, n) BTOWP (s, d, n) | $\mathrm{n}=1$ | 56 | 46 | 42 | 45 | 19 | 19 | 19 |
|  | $\mathrm{n}=96$ | 190 | 155 | 145 | 89 | 38 | 38 | 38 |
| $\begin{array}{\|l\|} \hline \operatorname{MAX}(s, d, n) \\ \operatorname{MAXP}(s, d, n) \\ \hline \end{array}$ | $\mathrm{n}=1$ | 48 | 40 | 36 | 17 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 300 | 240 | 235 | 136 | 59 | 59 | 59 |
| $\begin{aligned} & \operatorname{MIN}(s, d, n) \\ & \operatorname{MINP}(s, d, n) \end{aligned}$ | $\mathrm{n}=1$ | 48 | 40 | 36 | 17 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 300 | 240 | 235 | 159 | 69 | 69 | 69 |
| $\begin{aligned} & \hline \operatorname{DMAX}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \operatorname{DMAXP}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 52 | 43 | 39 | 27 | 12 | 12 | 12 |
|  | $\mathrm{n}=96$ | 600 | 490 | 460 | 181 | 78 | 78 | 78 |
| $\begin{aligned} & \begin{array}{l} \operatorname{DMIN}(s, d, n) \\ \operatorname{DMINP}(s, d, n) \end{array} \end{aligned}$ | $\mathrm{n}=1$ | 52 | 43 | 39 | 27 | 12 | 12 | 12 |
|  | $\mathrm{n}=96$ | 585 | 475 | 445 | 112 | 48 | 48 | 48 |
| $\begin{array}{\|l\|} \hline \text { SORT } \\ (\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{array}$ | $\mathrm{n}=1$ | 66 | 55 | 50 | 16 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 105 | 86 | 80 | 14 | 6.2 | 6.2 | 6.2 |
| $\begin{array}{\|l\|} \hline \text { DSORT } \\ (\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{array}$ | $\mathrm{n}=1$ | 98 | 57 | 52 | 17 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 115 | 96 | 88 | 16 | 6.8 | 6.8 | 6.8 |
| $\begin{aligned} & \text { WSUM }(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \text { WSUMP }(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 52 | 43 | 40 | 16.4 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 175 | 140 | 135 | 68.4 | 29.5 | 29.5 | 29.5 |
| DWSUM (s, d, n) DWSUMP (s, d, n) | $\mathrm{n}=1$ | 61 | 51 | 46 | 18.9 | 8.2 | 8.2 | 8.2 |
|  | $\mathrm{n}=96$ | 515 | 420 | 395 | 130.4 | 56.1 | 56.1 | 56.1 |
| FOR | $\mathrm{n}=0$ | 11 | 8.9 | 8.1 | 2.3 | 1.0 | 1.0 | 1.0 |
| NEXT |  | 8.8 | 7.3 | 6.8 | 3.3 | 1.4 | 1.4 | 1.4 |
| BREAK BREAKP |  | 37 | 30 | 28 | 11 | 4.6 | 4.6 | 4.6 |
| $\begin{aligned} & \hline \operatorname{CALL}(p n) \\ & \operatorname{CALLP}(p n) \end{aligned}$ | internal file pointer | 17 | 14 | 13 | 2.1 | 0.88 | 0.88 | 0.88 |
|  | common file pointer |  |  |  | 33 | 14 | 14 | 14 |
| CALL <br> (pn s1 to s5) <br> CALLP <br> (pn s1 to s5) |  | 245 | 200 | 190 | 135 | 58 | 58 | 58 |
| RET | Return to origin program | 16 | 13 | 12 | 2.9 | 1.3 | 1.3 | 1.3 |
|  | Return to other program | - | - | - | 20 | 8.5 | 8.5 | 8.5 |
| FCALL (pn) FCALLP (pn) | internal file pointer | 29 | 24 | 22 | 3.6 | 1.6 | 1.6 | 1.6 |
|  | Common file pointer |  |  |  | 20 | 8.7 | 8.7 | 8.7 |
| FCALL (pn s1 to s5) FCALLP (pn s1 to s5) |  | 250 | 205 | 190 | 134 | 57 | 57 | 57 |
| ECALL (pn) ECALL P (pn) |  | - | - | - | 77 | 33 | 33 | 33 |
| ECALL <br> (pn s1 to s5) <br> ECALLP <br> (pn s1 to s5) |  | - | - | - | 162 | 70 | 70 | 70 |
| EFCALL (pn) EFCALLP (pn) |  | - | - | - | 78 | 34 | 34 | 34 |
| EFCALL (pn s1 to s5) EFCALLP (pn s to s5) |  | - | - | - | 200 | 86 | 86 | 86 |
| COM |  | 110 | 77 | 72 | 55 | 16 | 16 | 16 |
| IX |  | 65 | 54 | 51 | 12 | 5.2 | 5.2 | 5.2 |

Tab. A-9: $\quad$ Processing times for QCPU (except Universal model CPU)

${ }^{3}$ The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules. (The CPU also differs in processing time according to the extension base type.)
${ }^{4}$ Processing times when the Q312B is used to execute the instruction for the QJ71C24 in slot 0.
Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Basic model |  |  | High Performance |  | $\begin{array}{\|c\|} \hline \text { Process } \\ \hline \text { QnPH } \\ \hline \end{array}$ | Redund. QnPRH |
|  |  |  | Q00J | Q00 | 001 | Qn | QnH |  |  |
| PTRAEXE PTRAEXEP | instruction execution |  | - | - | - | - | - | - | - |
|  | program trace |  |  |  |  |  |  |  |  |
| BINDA BINDAP | $\mathrm{S}=1$ |  | - | - | - | 15 | 6.7 | 6.7 | 6.7 |
|  | S $=-32768$ |  |  |  |  | 24 | 10 | 10 | 10 |
| DBINDA DBINDAP | S = 1 |  | - | - | - | 43 | 18 | 18 | 18 |
|  | $s=-2147483648$ |  |  |  |  | 86 | 37 | 37 | 37 |
| BINHA BINHAP | S = 1 |  | - | - | - | 18 | 7.7 | 7.7 | 7.7 |
|  | S = FFFFH |  |  |  |  | 19 | 8.2 | 8.2 | 8.2 |
| DBINHA DBINHAP | $\mathrm{S}=1$ |  | - | - | - | 23 | 10 | 10 | 10 |
|  | S = FFFFFFFFH |  |  |  |  | 24 | 10 | 10 | 10 |
| $\begin{aligned} & \text { BCDDA } \\ & \text { BCDDAP } \end{aligned}$ | $\mathrm{S}=1$ |  | - | - | - | 23 | 9.8 | 9.8 | 9.8 |
|  | S $=9999$ |  |  |  |  | 21 | 8.9 | 8.9 | 8.9 |
| $\begin{aligned} & \hline \text { DBCDDA } \\ & \text { DBCDDAP } \end{aligned}$ | S = 1 |  | - | - | - | 22 | 9.5 | 9.5 | 9.5 |
|  | S = 99999999 |  |  |  |  | 29 | 13 | 13 | 13 |
| DABIN DABINP | S = 1 |  | - | - | - | 57 | 25 | 25 | 25 |
|  | $\mathrm{S}=-32768$ |  |  |  |  | 58 | 25 | 25 | 25 |
| $\begin{array}{\|l\|} \hline \text { DDABIN } \\ \text { DDABINP } \end{array}$ | S = 1 |  | - | - | - | 92 | 40 | 40 | 40 |
|  | $\mathrm{S}=-2147483648$ |  |  |  |  | 106 | 46 | 46 | 46 |
| HABIN HABINP | $\mathrm{S}=1$ |  | - | - | - | 13 | 5.8 | 5.8 | 5.8 |
|  | S = FFFFH |  |  |  |  | 15 | 6.4 | 6.4 | 6.4 |
| DHABIN DHABINP | $\mathrm{S}=1$ |  | - | - | - | 22 | 9.5 | 9.5 | 9.5 |
|  | S = FFFFFFFFH |  |  |  |  | 25 | 11 | 11 | 11 |
| $\begin{array}{\|l} \hline \text { DABCD } \\ \text { DABCDP } \end{array}$ | S = 1 |  | - | - | - | 16 | 6.9 | 6.9 | 6.9 |
|  | S = 9999 |  |  |  |  | 17 | 7.2 | 7.2 | 7.2 |
| $\begin{aligned} & \hline \text { DDABCD } \\ & \text { DDABCDP } \end{aligned}$ | S = 1 |  | - | - | - | 25 | 11 | 11 | 11 |
|  | S = 99999999 |  |  |  |  | 29 | 13 | 13 | 13 |
| $\begin{aligned} & \hline \text { COMRD } \\ & \text { COMRDP } \end{aligned}$ |  |  | - | - | - | 40 | 17 | 17 | 17 |
| LEN <br> LENP | 1 character |  | - | - | - | 18 | 8.0 | 8.0 | 8.0 |
|  | 96 characters |  |  |  |  | 86 | 37 | 37 | 37 |
| $\begin{array}{\|l\|} \hline \text { STR } \\ \text { STRP } \end{array}$ |  |  | - | - | - | 53 | 23 | 23 | 23 |
| $\begin{array}{\|l\|} \hline \text { DSTR } \\ \text { DSTRP } \end{array}$ |  |  | - | - | - | 123 | 53 | 53 | 53 |
| VAL VALP |  |  | - | - | - | 95 | 41 | 41 | 41 |
| DVAL DVALP |  |  | - | - | - | 166 | 72 | 72 | 72 |
| ESTR ESTRP |  |  | - | - | - | 564 | 243 | 243 | 243 |
| EVAL EVALP | floating-point format |  | - | - | - | 100 | 43 | 43 | 43 |
|  | exponential format |  |  |  |  | 127 | 55 | 55 | 55 |
| $\begin{array}{\|l} \hline \operatorname{ASC}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ \operatorname{ASCP}(\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{array}$ | $\mathrm{n}=1$ |  | - | - | - | 64 | 28 | 28 | 28 |
|  | $\mathrm{n}=96$ |  |  |  |  | 289 | 125 | 125 | 125 |
| $\begin{aligned} & \operatorname{HEX}(s, d, n) \\ & \operatorname{HEXP}(s, d, n) \end{aligned}$ | $\mathrm{n}=1$ |  | - | - | - | 60 | 26 | 26 | 26 |
|  | $\mathrm{n}=96$ |  |  |  |  | 343 | 148 | 148 | 148 |
| RIGHT <br> (s, d, n) <br> RIGHTP <br> (s, d, n) | $\mathrm{n}=1$ |  | - | - | - | 49 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  |  |  |  | 131 | 56 | 56 | 56 |
| $\operatorname{LEFT}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ <br> $\operatorname{LEFTP}$ (s, d, n) | $\mathrm{n}=1$ |  | - | - | - | 50 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  | - | - | - | 131 | 56 | 56 | 56 |
| MIDR <br> MIDRP |  |  | - | - | - | 53 | 23 | 23 | 23 |
| MIDW MIDWP |  |  | - | - | - | 128 | 55 | 55 | 55 |
| INSTR INSTRP | no match |  | - | - | - | 58 | 25 | 25 | 25 |
|  | match | first |  |  |  | 55 | 24 | 24 | 24 |
|  |  | finals |  |  |  | 58 | 25 | 25 | 25 |

Tab. A-9: Processing times for QCPU (except Universal model CPU)


Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Basic model |  |  | High Performance |  | $\begin{gathered} \hline \text { Process } \\ \hline \text { QnPH } \end{gathered}$ | Redund. <br> QnPRH |
|  |  | Q00J | 000 | 001 | Qn | QnH |  |  |
| $\begin{aligned} & \hline \text { ZONE } \\ & \text { ZONEP } \end{aligned}$ |  | 31 | 25 | 24 | 9.1 | 3.9 | 3.9 | 3.9 |
| DZONE DZONEP |  | 37 | 29 | 28 | 11 | 4.6 | 4.6 | 4.6 |
| $\begin{array}{\|l\|} \hline \text { RSET } \\ \text { RSETP } \end{array}$ |  | - | 18 | 16 | 6.8 | 2.9 | 2.9 | 2.9 |
| QDRSET QDRSETP |  | - | - | - | 205 | 88 | 88 | 88 |
| $\begin{array}{\|l\|} \hline \text { QCDSET } \\ \text { QCDSETP } \end{array}$ |  | - | - | - | 147 | 63 | 63 | 63 |
| DATERD DATERDP |  | 30 | 25 | 23 | 13 | 5.5 | 5.5 | 5.5 |
| DATEWR DATEWRP |  | 69 | 57 | 54 | 15 | 6.4 | 6.4 | 6.4 |
| DATE+ | no digit increase | 47 | 39 | 36 | 13 | 5.4 | 5.4 | 5.4 |
| DATE+P | digit increase | 50 | 42 | 38 | 13 | 5.4 | 5.4 | 5.4 |
| DATE- | no digit increase | 47 | 40 | 36 | 12 | 5.2 | 5.2 | 5.2 |
| DATE-P | digit increase | 50 | 42 | 38 | 12 | 5.2 | 5.2 | 5.2 |
| $\begin{array}{\|l} \hline \text { SECOND } \\ \text { SECONDP } \end{array}$ |  | 28 | 24 | 22 | 10 | 4.5 | 4.5 | 4.5 |
| HOUR HOURP |  | 38 | 32 | 29 | 12 | 5.2 | 5.2 | 5.2 |
| MSG | $\begin{gathered} 1 \text { character } \\ \hline 32 \text { characters } \end{gathered}$ | - | - | - | 3.0 | 1.3 | 1.3 | 1.3 |
| PKEY | initial time | - | - | - | 20 | 8.6 | 8.6 | 8.6 |
| PKEY | no acceptance | - | - | - | 19 | 8.2 | 8.2 | 8.2 |
| $\begin{array}{\|l\|} \hline \text { PSTOP } \\ \text { PSTOPP } \end{array}$ |  | - | - | - | 79 | 34 | 34 | 34 |
| POFF POFFP |  | - | - | - | 79 | 34 | 34 | 34 |
| PSCAN PSCANP |  | - | - | - | 75 | 32 | 32 | 32 |
| $\begin{aligned} & \hline \text { PLOW } \\ & \text { PLOWP } \end{aligned}$ |  | - | - | - | 80 | 34 | 34 | 34 |
| WDT WDTP |  | 18 | 15 | 14 | 5.9 | 2.6 | 2.6 | 2.6 |
| DUTY |  | 41 | 36 | 32 | 9.3 | 4.0 | 4.0 | 4.0 |
| $\begin{array}{\|l\|} \hline \text { ZRRDB } \\ \text { ZRRDBP } \\ \hline \end{array}$ |  | - | 24 | 22 | 7.9 | 3.4 | 3.4 | 3.4 |
| ZRWRB ZRWRBP |  | - | 27 | 24 | 9.4 | 4.0 | 4.0 | 4.0 |
| ADRSET <br> ADRSETP |  | 23 | 19 | 18 | 4.9 | 2.1 | 2.1 | 2.1 |
| KEY |  | - | - | - | 17 | 7.3 | 7.3 | - |
| ZPUSH ZPUSHP |  | 38 | 33 | 30 | 11 | 4.7 | 4.7 | 4.7 |
| $\begin{aligned} & \hline \text { ZPOP } \\ & \text { ZPOPP } \end{aligned}$ |  | 37 | 31 | 29 | 5.1 | 2.2 | 2.2 | 2.2 |
| EPROMWR EPROMWRP |  | - | - | - | - | - | - | - |
| ZCOM |  | 105 | 82 | 80 | 691 | 289 | 289 | 289 |
| READ |  | - | - | - | 554 | - | - | - |
| SREAD |  | - | - | - | 588 | - | - | - |
| WRITE |  | - | - | - | 582 | - | - | - |
| SWRITE |  | - | - | - | 625 | - | - | - |
| SEND |  | - | - | - | - | - | - | - |
| RECV |  | - | - | - | - | - | - | - |
| REQ |  | - | - | - | - | - | - | - |
| ZNFR |  | - | - | - | - | - | - | - |

Tab. A-9: Processing times for QCPU (except Universal model CPU)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Basic model |  |  | High Performance |  | $\begin{array}{\|c\|} \hline \text { Process } \\ \hline \text { QnPH } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Redund. } \\ \hline \text { QnPRH } \\ \hline \end{array}$ |
|  |  |  | Q00J | 000 | 001 | Qn | OnH |  |  |
| ZNTO |  |  | - | - | - | - | - | - | - |
| ZNRD |  |  | - | - | - | - | - | - | - |
|  |  |  | - | - | - | - | - | - | - |
| ZNWR |  |  | - | - | - | - | - | - | - |
|  |  |  | - | - | - | - | - | - | - |
| RFRP |  |  | - | - | - | - | - | - | - |
| RTOP |  |  | - | - | - | - | - | - | - |
| $\begin{array}{\|l} \hline \text { UNIRD } \\ \text { UNIRDP } \end{array}$ | $\mathrm{n}=1$ |  | 96 | 80 | 74 | 79 | 34 | 34 | 34 |
|  |  |  | 440 | 370 | 340 |  |  |  |  |
| TRACE | completion of the TRACE instruction |  | - | - | - | 176 | 76 | 76 | 76 |
|  |  |  | 6.3 |  |  | 2.7 | 2.7 | 2.7 |  |
| TRACER |  |  |  | - | - | - | 19 | 8.2 | 8.2 | 8.2 |
| SP.FWRITE |  |  | - | - | - | 84 | 36 | 36 | 36 |
| SP.FREAD |  |  | - | - | - | 82 | 35 | 35 | 35 |
| PLOADP |  |  | - | - | - | 58 | 25 | 25 | - |
| PUNLOADP |  |  | - | - | - | 272 | 117 | 117 | - |
| PSWAPP |  |  | - | - | - | 308 | 133 | 133 | - |
| RBMOV | When standard RAM is used | 1 point | - | - | - | 45.5 | 20 | 20 | 20 |
|  |  | 1000 points |  |  |  | 215 | 91 | 91 | 91 |
|  | When SRAM card is used | 1 point | - | - | $-$ | 49.5 | 22 | 22 | 22 |
|  |  | 1000 points |  |  |  | 540 | 305 | 305 | 305 |

Tab. A-9: $\quad$ Processing times for QCPU (except Universal model CPU)

## A.2.2 Instructions executable by the product with the first 5 digits of the serial No. "04122" or higher (Basic model QCPU)

| Instruction | Condition (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00J | Q00 | 001 |
| LDE = | single precision | continuity |  | 43.0 | 35.5 | 33 |
|  |  | no continuity |  | 46.0 | 38.0 | 35.5 |
| ANDE = | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 35.5 | 29.5 | 26.5 |
|  |  |  | no continuity | 42.0 | 35.0 | 32.5 |
| ORE = | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | ted | continuity | 42.0 | 35.0 | 32.5 |
|  |  | executa | no continuity | 37.0 | 31.0 | 28.5 |
| LDE < > | single precision | continuity |  | 46.0 | 38.0 | 35.5 |
|  |  | no continuity |  | 43.5 | 36.0 | 33.0 |
| ANDE < > | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 38.5 | 31.5 | 29.0 |
|  |  |  | no continuity | 39.5 | 33.0 | 30.5 |
| ORE < > | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 45.0 | 37.5 | 35.0 |
|  |  | executed | no continuity | 34.5 | 29.0 | 26.5 |
| LDE > | single precision | continuity |  | 46.0 | 37.5 | 35.5 |
|  |  | no continuity |  | 46.0 | 38.5 | 35.0 |
| ANDE > | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | ted | continuity | 38.5 | 32.0 | 29.0 |
|  |  | executa | no continuity | 42.0 | 35.0 | 32.5 |
| ORE > | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 45.0 | 37.5 | 34.5 |
|  |  | executed | no continuity | 37.0 | 31.0 | 29.0 |
| LDE < = | single precision | continuity |  | 45.5 | 37.5 | 35.0 |
|  |  | no continuity |  | 46.5 | 38.5 | 35.5 |
| ANDE < = | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 38.5 | 31.5 | 29.0 |
|  |  | executed | no continuity | 42.5 | 35.5 | 32.5 |
| ORE < = | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 45.0 | 37.5 | 34.5 |
|  |  | executed | no continuity | 37.5 | 31.5 | 28.5 |
| LDE < | single precision | continuity |  | 45.5 | 37.5 | 35 |
|  |  | no continuity |  | 46.5 | 38.5 | 35.5 |
| ANDE < | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 38.0 | 31.5 | 29.0 |
|  |  | executed | no continuity | 42.5 | 35.5 | 32.5 |
| ORE < | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | executed | continuity | 45.0 | 37.5 | 34.5 |
|  |  | executed | no continuity | 37.5 | 31.5 | 29 |
| LDE > = | single precision | continuity |  | 45.5 | 38.0 | 35.5 |
|  |  | no continuity |  | 46.5 | 38.0 | 35.0 |
| ANDE > $=$ | single precision |  |  | 1.5 | 1.2 | 1.0 |
|  |  | cuted | continuity | 38.5 | 32.0 | 29.0 |
|  |  | executed | no continuity | 42.5 | 35.5 | 32.5 |
| ORE > = | single precision | not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | cuted | continuity | 45.0 | 38.5 | 34.5 |
|  |  | executed | no continuity | 37.5 | 31.0 | 28.5 |

Tab. A-10: Processing times for Basic model QCPU with serial no. 04122... or higher

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00J | 000 | 001 |
| $\begin{aligned} & E_{+}(s, d) \\ & E+P(s, d) \end{aligned}$ | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 29.5 | 25.0 | 23.0 |
|  |  | $s=2^{127}, d=2^{127}$ | 65.5 | 60.5 | 49.5 |
| $\begin{aligned} & \mathrm{E}+(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \mathrm{E}+\mathrm{P}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ | single precision | s1 $=0, \mathrm{~s} 2=0$ | 31.0 | 27.0 | 24.0 |
|  |  | $s 1=2^{127}, \mathrm{~s} 2=2^{127}$ | 66.5 | 56.0 | 51.0 |
| $\begin{aligned} & E-(s, d) \\ & E-P(s, d) \end{aligned}$ | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 29.5 | 25.0 | 23.0 |
|  |  | $s=2^{127}, d=2^{127}$ | 48.5 | 41.0 | 37.5 |
| $\begin{aligned} & E-(s 1, s 2, d) \\ & E-P(s 1, s 2, d) \end{aligned}$ | single precision | s1 $=0, \mathrm{~s} 2=0$ | 31.0 | 27.0 | 24.0 |
|  |  | $\mathrm{s} 1=2^{127}, \mathrm{~s} 2=2^{127}$ | 50.5 | 42.5 | 38.5 |
| $\begin{aligned} & E^{\star}(s 1, s 2, d) \\ & E^{\star} P(s 1, s 2, d) \end{aligned}$ | single precision | s1 $=0, \mathrm{~s} 2=0$ | 30.0 | 25.5 | 23.0 |
|  |  | $\mathrm{s} 1=2^{127}, \mathrm{~s} 2=2^{127}$ | 65.5 | 55.0 | 49.5 |
| $\begin{aligned} & E /(s 1, s 2, d) \\ & E / P(s 1, s 2, d) \end{aligned}$ | single precision | $\mathrm{s} 1=0, \mathrm{~s} 2=0$ | 30.0 | 26.0 | 23.0 |
|  |  | $s 1=2^{127}, s 2=-2^{126}$ | 69.5 | 57.5 | 53.0 |
| $\begin{array}{\|l\|} \text { INT } \\ \text { INTP } \end{array}$ | single precision | $\mathrm{s}=0$ | 21.5 | 18.5 | 16.0 |
|  |  | $\mathrm{s}=32766.5$ | 38.0 | 32.0 | 29.5 |
| DINT DINTP | single precision | $\mathrm{s}=0$ | 23.0 | 19.5 | 17.5 |
|  |  | $s=1234567890.3$ | 42.0 | 35.5 | 32.0 |
| $\begin{aligned} & \text { FLT } \\ & \text { FLTP } \end{aligned}$ | single precision | $\mathrm{s}=0$ | 22.5 | 19.5 | 17.0 |
|  |  | $\mathrm{s}=7 \mathrm{FFFH}$ | 26.5 | 23.0 | 20.0 |
| DFLT DFLTP | single precision | $\mathrm{s}=0$ | 23.0 | 20.0 | 17.5 |
|  |  | s = 7FFFFFFFH | 26.0 | 23.5 | 19.5 |
| $\begin{aligned} & \text { ENEG } \\ & \text { ENEGP } \end{aligned}$ | $\mathrm{s}=0$ |  | 20.5 | 17.0 | 15.5 |
|  | $\mathrm{s}=\mathrm{E}-1.0$ |  | 31.5 | 26.0 | 24.0 |
| $\begin{aligned} & \text { EMOV } \\ & \text { EMOVP } \end{aligned}$ | - |  | 1.5 | 1.2 | 1.0 |
| $\begin{aligned} & \text { ESTR } \\ & \text { ESTRP } \end{aligned}$ |  | - | 604.0 | 686.0 | 831.0 |
| EVAL EVALP | decimal point format all 2-digit specification |  | 138.0 | 148.0 | 196.0 |
|  | exponent format all 6-digit specification |  | 164.0 | 177.0 | 214.0 |
| $\begin{array}{\|l\|} \hline \text { SIN } \\ \text { SINP } \\ \hline \end{array}$ | single precision |  | 204.0 | 173.0 | 157.0 |
| $\begin{array}{\|l\|} \hline \text { COS } \\ \text { COSP } \end{array}$ | single precision |  | 187.0 | 158.0 | 144.0 |
| $\begin{aligned} & \hline \text { TAN } \\ & \text { TANP } \end{aligned}$ | single precision |  | 224.0 | 190.0 | 173.0 |
| $\begin{array}{\|l\|} \hline \text { RAD } \\ \text { RADP } \end{array}$ | single precision |  | 51.0 | 43.0 | 39.0 |
| $\begin{array}{\|l\|} \hline \text { DEG } \\ \text { DEGP } \\ \hline \end{array}$ | single precision |  | 51.0 | 43.0 | 39.0 |
| $\begin{aligned} & \hline \text { SQR } \\ & \text { SQRP } \end{aligned}$ | single precision |  | 60.0 | 51.0 | 46.5 |
| $\begin{aligned} & \text { EXP } \\ & \text { EXPP } \end{aligned}$ | single precision | $\mathrm{S}=-10$ | 306.0 | 259.0 | 235.0 |
|  |  | $\mathrm{s}=1$ | 306.0 | 259.0 | 235.0 |
| $\begin{aligned} & \text { LOG } \\ & \text { LOGP } \end{aligned}$ | single precision | $\mathrm{S}=1$ | 73.0 | 61.5 | 56.0 |
|  |  | $s=10$ | 301.0 | 255.0 | 232.0 |
| $\begin{array}{\|l\|} \hline \text { RND } \\ \text { RNDP } \end{array}$ |  | - | 12.5 | 11.0 | 10.0 |
| $\begin{array}{\|l\|} \hline \text { SRND } \\ \text { SRNDP } \end{array}$ |  | - | 13.5 | 12.0 | 11.0 |

Tab. A-10: Processing times for Basic model QCPU with serial no. 04122... or higher

| Instruction | Condition/Number of Points Processed |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00J | Q00 | 001 |
| COM ${ }^{1)}$ | With auto refresh of CPU shared memory | Refresh range: 2 k words ( 0.5 k words assigned equally to all CPUs) | - | 920 | 880 |
|  | Without auto refresh of CPU shared memory | - | - | 150 | 135 |
| FROM | Read from CPU shared memory of host CPU | n3 = 1 | - | 100 | 90 |
|  |  | n3 $=320$ | - | 440 | 420 |
|  | Read from CPU shared memory of another CPU | n3 $=1$ | - | 110 | 105 |
|  |  | n3 $=320$ | - | 305 | 290 |
| TO | Write to CPU shared memory of host CPU | n3 $=1$ | - | 100 | 95 |
|  |  | n3 $=320$ | - | 440 | 425 |
| S.TO | Write to CPU shared memory of host CPU | $\mathrm{n} 4=1$ | - | 205 | 195 |
|  |  | $\mathrm{n} 4=320$ | - | 545 | 525 |

${ }^{1}$ If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.
For a system which consists of a base unit only:
Instruction processing time increase $[\mu \mathrm{S}]=4 \times 0,54 \times$ (number of points processed) $\times$ (number of CPU modules)
For a system which consists of a base unit and extension base units:
Instruction processing time increase $[\mu \mathrm{s}]=4 \times 1,30 \times$ (number od points processed) $\times$ (number of CPU modules)
Tab. A-11: Processing times for Basic model QCPU with serial no. 04122... or higher

## A.2.3 Table of the time to be added (Basic model QCPU)

When using a file register (ZR), module access device (Un\G $\square$ and U3En\G0 to G511), and link direct device (Jn\} \square ), add the processing time shown in the following table to that of the instruction.

| Device Name | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00J | 000 | 001 |
| File register (ZR) | Bit | Source | - | 34 | 32 |
|  |  | Destination | - | 23 | 22 |
|  | Word | Source | - | 13 | 12 |
|  |  | Destination | - | 9 | 8 |
|  | Double word | Source | - | 14 | 13 |
|  |  | Destination | - | 10 | 9 |
| Module access device (Un\G $\square$, U3EnIGO to G511) | Bit | Source | 99 | 82 | 77 |
|  |  | Destination | 167 | 137 | 129 |
|  | Word | Source | 74 | 61 | 58 |
|  |  | Destination | 72 | 60 | 56 |
|  | Double word | Source | 76 | 63 | 59 |
|  |  | Destination | 92 | 75 | 71 |
| Link direct device ( Jn\ $\square$ ) | Bit | Source | 178 | 147 | 137 |
|  |  | Destination | 303 | 248 | 233 |
|  | Word | Source | 154 | 126 | 118 |
|  |  | Destination | 153 | 125 | 117 |
|  | Double word | Source | 155 | 127 | 119 |
|  |  | Destination | 163 | 133 | 125 |

Tab. A-12: Processing time to be added (Basic model QCPU)

## A.2.4 Instructions availabe from function version B (High Performance model QCPU/Process CPU/Redundant CPU)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | High Performance |  | $\begin{gathered} \hline \text { Process } \\ \hline \text { QnPH } \end{gathered}$ | Redund. QnPRH |
|  |  |  |  | Qn | QnH |  |  |
| COM ${ }^{1)}$ | With automatic refresh of CPU shared memory | Refresh range $=2 \mathrm{k}$ words ( 0.5 k words for each CPU) |  | 720 | 660 | 660 | - |
|  |  | Refresh range $=4 \mathrm{k}$ words ( 1 k words for each CPU |  | 860 | 730 | 730 | - |
|  | Without automatic refresh of CPU shared memory |  |  | 43 | 20 | 20 | 20 |
| FROM ${ }^{1)}$ | Read from shared memory of another CPU | n3 = 1 |  | 59 | 29 | 29 | - |
|  |  | n3 $=1000$ |  | 530 | 500 | 500 | - |
|  | Read from buffer memory of a special function module ${ }^{2)}$ | n3 $=1$ | main base unit | 51 | 24 | 24 | - |
|  |  |  | extension base unit | 54 | 27 | 27 | - |
|  |  | $n 3=1000$ | main base unit | 540 | 480 | 480 | - |
|  |  |  | extension base unit | 1100 | 1050 | 1050 | - |
| S.TO | Writing to CPU shared memory of host CPU | $\begin{gathered} \text { n3 }=1 \text { ("TO" instruction) } \\ \text { n4 }=1 \text { ("S.TO" instruction) } \end{gathered}$ |  | 74 | 33 | 33 | - |
|  |  |  |  | 126 | 54 | 54 | - |
| S(P).DATERD ${ }^{3)}$ | Reading data of the expansion clock |  |  | 25 | 11 | 11 | 11 |
| S(P).DATE $+{ }^{3)}$ | Expansion clock data addition operation |  |  | 38 | 17 | 17 | 17 |
| S(P).DATE- ${ }^{\text {3) }}$ | Expansion clock data subtraction operation |  |  | 38 | 17 | 17 | 17 |

${ }^{1}$ If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.
For a system which consists of a base unit only:
Instruction processing time increase $[\mu \mathrm{S}]=0,54 \times$ (number of points processed) $\times$ (number of CPU modules)
For a system which consists of a base unit and extension base units:
Instruction processing time increase [ $\mu \mathrm{s}$ ] $=1,30 \times$ (number of points processed) $\times$ (number of CPU modules)
${ }^{2}$ The instruction processing time for special function modules under control of the CPU which is executing the instruction is identical to the instruction processing time for special function modules under control of another CPU of the multi-CPU system.
${ }^{3}$ Products with the first 5 digits of the serial No. "07032" or higher are applicable.
Tab. A-13: Instructions for CPU modules availabe from function version $B$

## A.2.5 Table of the time to be added (High Performance model QCPU/Process CPU/Redundant CPU)

When using a file register (ZR), module access device (Un\G $\square$ and U3En\G0 to G4096), and link direct device (Jn\} \square ), add the processing time shown in the following table to that of the instruction.

| Device Name | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| File register (ZR) | Bit | Source | 5.56 | 2.40 | 2.40 | 2.40 |
|  |  | Destination | 4.44 | 1.91 | 1.91 | 1.91 |
|  | Word | Source | 2.60 | 1.12 | 1.12 | 1.12 |
|  |  | Destination | 3.76 | 1.62 | 1.62 | 1.62 |
|  | Double word | Source | 2.83 | 1.22 | 1.22 | 1.22 |
|  |  | Destination | 4.00 | 1.72 | 1.72 | 1.72 |
|  | Bit | Source | 5.22 | 2.25 | 2.25 | 2.25 |
|  |  | Destination | 4.09 | 1.76 | 1.76 | 1.76 |
|  | Word | Source | 2.25 | 0.97 | 0.97 | 0.97 |
|  |  | Destination | 3.42 | 1.47 | 1.47 | 1.47 |
|  | Double word | Source | 2.49 | 1.07 | 1.07 | 1.07 |
|  |  | Destination | 3.65 | 1.57 | 1.57 | 1.57 |
| Module access device (UnIG $\square$, U3En\G0 to G4095) | Bit | Source | 35.56 | 15.31 | 15.31 | 15.31 |
|  |  | Destination | 65.08 | 28.01 | 28.01 | 28.01 |
|  | Word | Source | 32.76 | 14.10 | 14.10 | 14.10 |
|  |  | Destination | 28.84 | 12.41 | 12.41 | 12.41 |
|  | Double word | Source | 32.99 | 14.20 | 14.20 | 14.20 |
|  |  | Destination | 29.07 | 12.51 | 12.51 | 12.51 |
| Link direct device (Jn\ $\square$ ) | Bit | Source | 75.67 | 32.57 | 32.57 | 32.57 |
|  |  | Destination | 138.65 | 59.67 | 59.67 | 59.67 |
|  | Word | Source | 72.73 | 31.30 | 31.30 | 31.30 |
|  |  | Destination | 137.32 | 59.10 | 59.10 | 59.10 |
|  | Double word | Source | 72.96 | 31.40 | 31.40 | 31.40 |
|  |  | Destination | 137.55 | 59.20 | 59.20 | 59.20 |

Tab. A-14: Processing time to be added (High Performance model QCPU/Process CPU/ Redundant CPU)

## A.2.6 Redundant system instruction

| Instruction | Condition (Device) | Processing time ( $\mu$ s) |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| SP.CONTSW |  | - | - | - | 9.6 |

Tab. A-15: Processing time (instruction SP.CONTSW)

## A. 3 Operation Processing Time of Universal Model QCPU

NOTES - The processing time shown in section A.3.1 applies when the device used in an instruction meets the device condition for subset processing (for device condition triggering subset processing, refer to section 3.8.1).

- When using a file register (R, ZR), extended data register (D), extended link register (W), and module access device (U3EnlG10000 and the subsequent devices), add the processing time shown in tables A-18 and A-19 to that of the instruction.
- When using an F, T(ST), C device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in tables A-20 and A-21.
- Since the processing time of an instruction varies depending on that of the cache function, both the minimum and maximum values are described in the table.


## A.3.1 Subset instruction processing time

- Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU


Tab. A-16: Processing times for Universal model QCPU (1)


Tab. A-16: Processing times for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ANDD<> | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| ORD<> | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LDD> | continuity |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | no continuity |  |  |  |  |  |  |  |  |  |
| ANDD> | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| ORD> | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LDD<= | continuity |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | no continuity |  |  |  |  |  |  |  |  |  |
| ANDD<= | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| ORD<= | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LDD< | continuity |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  |  |  |  |  |  |  |  |  |  |
| ANDD< | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| ORD< | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | continuity |  |  |  |  |  |  |  |  |  |
|  | executed | no continuity |  |  |  |  |  |  |  |  |
| LDD>= |  |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  |  |  |  |  |  |  |  |  |  |
| ANDD>= | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| ORD $>=$ | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| + (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| + (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| - (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| - (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| $d+(s, d)$ | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| $d+(s 1, s 2, d)$ | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| d- (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| d - (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| * (s1, s2, d) | executed |  |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
| / (s1, s2, d) | executed |  |  | 0.520 |  | 0.400 |  | 0.340 |  | 0.280 |
| d * (s1, s2, d) | executed |  |  | 0.500 |  | 0.380 |  | 0.320 |  | 0.260 |
| d/ (s1, s2, d) | executed |  |  | 0.640 |  | 0.520 |  | $0.460$ |  | 0.400 |

Tab. A-16: Processing times for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| B + (s, d) |  | uted | 3.100 | 12.300 | 3.100 | 12.300 | 3.100 | 12.300 | 3.300 | 8.300 |
| $B+(s 1, s 2, d)$ |  | uted | 5.900 | 13.500 | 5.900 | 13.500 | 5.900 | 13.500 | 4.600 | 6.200 |
| B - (s, d) |  | uted | 3.150 | 12.300 | 3.150 | 12.300 | 3.150 | 12.300 | 3.300 | 9.000 |
| B - (s1, s2, d) |  | uted | 5.950 | 13.600 | 5.950 | 13.600 | 5.950 | 13.600 | 4.600 | 8.200 |
| B * (s1, s2, d) |  | uted | 3.700 | 12.100 | 3.700 | 12.100 | 3.700 | 12.100 | 4.000 | 8.200 |
| B/ (s1, s2, d) |  | uted | 4.000 | 14.000 | 4.000 | 14.000 | 4.000 | 14.000 | 4.200 | 12.400 |
| $E+(s, d)$ | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  |  | $s=2^{127}, d=2^{127}$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
| $E+(s 1, s 2, d)$ | single precision | s1 = 0, s2 = 0 |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
|  |  | $s 1=2^{127}, s 2=2^{127}$ |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
| E - (s, d) | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  |  | $\mathrm{s}=2^{127}, \mathrm{~d}=2^{127}$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
| E- (s1, s2, d) | single precision | $s 1=0, s 2=0$ |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
|  |  | $s 1=2^{127}, s 2=2^{127}$ |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
| E * (s1, s2, d) | single precision | $s 1=0, s 2=0$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  |  | $s 1=2^{127}, s 2=2^{127}$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
| E/ (s1, s2, d) | single precision | $s 1=2^{127}, \mathrm{~s} 2=2^{127}$ | 4.900 | 18.900 | 4.900 | 18.900 | 4.900 | 18.900 | 5.100 | 14.100 |
| INC | executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| DINC | executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| DEC | executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| DDEC | executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| BCD | executed |  |  | 0.320 |  | 0.240 |  | 0.200 |  | 0.160 |
| DBCD | executed |  |  | 0.400 |  | 0.320 |  | 0.280 |  | 0.240 |
| BIN | executed |  |  | 0.260 |  | 0.180 |  | 0.140 |  | 0.100 |
| DBIN | executed |  |  | 0.260 |  | 0.180 |  | 0.140 |  | 0.100 |
| FLT | single precision | $\mathrm{s}=0$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  | $s=7 \mathrm{FFFH}$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
| DFLT | single precision | $\mathrm{s}=0$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  | s = 7FFFFFFFH |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
| INT | single precision | $\mathrm{s}=0$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  | $\mathrm{s}=32766.5$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
| DINT | single precision | S= 0 |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  | $\mathrm{S}=1234567890.3$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
| MOV | - |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| DMOV | - |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| EMOV | - |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| CML | - |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| DCML | - |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
| BMOV | SM237 $=0 \mathrm{~N}$ | $\mathrm{n}=1$ | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 | 4.100 | 4.500 |
|  |  | $\mathrm{n}=96$ | 4.850 | 5.150 | 4.850 | 5.150 | 4.850 | 5.150 | 4.700 | 5.100 |
|  | SM237= OFF | $\mathrm{n}=1$ | 6.800 | 11.300 | 6.800 | 11.300 | 6.800 | 11.300 | 6.300 | 8.900 |
|  |  | $\mathrm{n}=96$ | 7.450 | 11.900 | 7.450 | 11.900 | 7.450 | 11.900 | 5.900 | 9.500 |
| FMOV | SM=237 $=0 \mathrm{~N}$ | $\mathrm{n}=1$ | 4.100 | 4.600 | 4.100 | 4.600 | 4.100 | 4.600 | 4.100 | 4.600 |
|  |  | $\mathrm{n}=96$ | 4.800 | 5.200 | 4.800 | 5.200 | 4.800 | 5.200 | 4.800 | 5.200 |
|  | SM237= OFF | $\mathrm{n}=1$ | 4.600 | 8.250 | 4.600 | 8.250 | 4.600 | 8.250 | 4.600 | 7.900 |
|  |  | $\mathrm{n}=96$ | 6.150 | 10.600 | 6.150 | 10.600 | 6.150 | 10.600 | 5.300 | 8.500 |
| XCH | - |  | 2.250 | 8.100 | 2.250 | 8.100 | 2.250 | 8.100 | 2.500 | 6.000 |
| DXCH | - |  | 2.400 | 8.200 | 2.400 | 8.200 | 2.400 | 8.200 | 2.800 | 7.900 |

Tab. A-16: Processing times for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| DFMOV | SM237 $=0 \mathrm{~N}$ | $\mathrm{n}=1$ | 2.700 | 2.800 | 2.700 | 2.800 | 2.700 | 2.800 | 2.350 | 2.450 |
|  |  | $\mathrm{n}=96$ | 6.500 | 6.800 | 6.500 | 6.800 | 6.500 | 6.800 | 5.950 | 6.000 |
|  | SM237= OFF | $\mathrm{n}=1$ | 4.000 | 8.150 | 4.000 | 8.150 | 4.000 | 8.150 | 3.000 | 6.950 |
|  |  | $\mathrm{n}=96$ | 8.000 | 12.200 | 8.000 | 12.200 | 8.000 | 12.200 | 6.600 | 10.600 |
| CJ | - |  | 3.500 | 10.100 | 3.500 | 10.100 | 3.500 | 10.100 | 1.900 | 10.100 |
| SCJ | - |  | 3.500 | 10.100 | 3.500 | 10.100 | 3.500 | 10.100 | 1.900 | 10.100 |
| JMP | - |  | 3,500 | 10,100 | 3,500 | 10,100 | 3,500 | 10,100 | 1,900 | 10,100 |
| WAND ( $\mathrm{s}, \mathrm{d}$ ) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| WAND ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}$ ) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| DAND (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| DAND (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| WOR (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| WOR (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| DOR (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| DOR (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| WXOR (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| WXOR (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| DXOR (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| DXOR (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| WXNR (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| WXNR (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| DXNR (s, d) | executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
| DXNR (s1, s2, d) | executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
| ROR (d, n) | $\mathrm{n}=1$ |  | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.300 | 7.800 |
|  | $\mathrm{n}=15$ |  | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.400 | 7.800 |
| RCR (d, n) | $\mathrm{n}=1$ |  | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.300 | 3.900 |
|  | $\mathrm{n}=15$ |  | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.400 | 4.100 |
| ROL (d, n) | $\mathrm{n}=1$ |  | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 4.600 |
|  | $\mathrm{n}=15$ |  | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.400 | 4.600 |
| RCL (d, n) | $\mathrm{n}=1$ |  | 2.250 | 11.500 | 2.300 | 11.500 | 2.300 | 11.500 | 2.400 | 7.500 |
|  | $\mathrm{n}=15$ |  | 2.250 | 11.500 | 2.300 | 11.500 | 2.300 | 11.500 | 2.500 | 7.500 |
| DROR (d, n) | $\mathrm{n}=1$ |  | 2.350 | 11.500 | 2.350 | 11.500 | 2.350 | 11.500 | 2.400 | 10.300 |
|  | $\mathrm{n}=31$ |  | 2.350 | 11.500 | 2.350 | 11.500 | 2.350 | 11.500 | 2.500 | 10.300 |
| DRCR (d, n) | $\mathrm{n}=1$ |  | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 12.700 |
|  | $\mathrm{n}=31$ |  | 2.350 | 14.900 | 2.350 | 14.900 | 2.350 | 14.900 | 2.500 | 12.700 |
| DROL (d, n) | $\mathrm{n}=1$ |  | 2.350 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 11.800 |
|  | $\mathrm{n}=31$ |  | 2.350 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 11.800 |
| DRCL (d, n) | $\mathrm{n}=1$ |  | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 5.100 |
|  | $\mathrm{n}=31$ |  | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 5.100 |
| SFR (d, n) | $\mathrm{n}=1$ |  | 2.350 | 9.900 | 2.350 | 9.900 | 2.350 | 9.900 | 2.400 | 6.100 |
|  | $\mathrm{n}=15$ |  | 2.350 | 9.900 | 2.350 | 9.900 | 2.350 | 9.900 | 2.300 | 5.700 |
| SFL (d, n) | $\mathrm{n}=1$ |  | 2.350 | 9.850 | 2.350 | 9.850 | 2.350 | 9.850 | 2.400 | 4.300 |
|  | $\mathrm{n}=15$ |  | 2.350 | 9.850 | 2.350 | 9.850 | 2.350 | 9.850 | 2.400 | 4.300 |
| DSFR (d, n) | $\mathrm{n}=1$ |  | 3.250 | 15.500 | 3.250 | 15.500 | 3.250 | 15.500 | 3.300 | 12.000 |
|  | $\mathrm{n}=96$ |  | 32.600 | 45.000 | 32.600 | 45.000 | 32.600 | 45.000 | 32.600 | 42.200 |
| DSFL (d, n) | $\mathrm{n}=1$ |  | 3.200 | 15.500 | 3.200 | 15.500 | 3.200 | 15.500 | 3.300 | 8.200 |
|  | $\mathrm{n}=96$ |  | 32.600 | 45.100 | 32.600 | 45.100 | 32.600 | 45.100 | 32.600 | 37.700 |
| SUM | $\mathrm{S}=0$ |  | 3.100 | 8.950 | 3.100 | 8.950 | 3.100 | 8.950 | 3.400 | 6.700 |
|  | $\mathrm{s}=\mathrm{FFFFH}$ |  | 3.000 | 8.850 | 3.000 | 8.850 | 3.000 | 8.850 | 3.500 | 6.700 |
| SEG | executed |  | 2.100 | 7.700 | 2.100 | 7.700 | 2.100 | 7.700 | 2.100 | 5.900 |

Tab. A-16: Processing times for Universal model QCPU (1)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| FOR | - | 1.500 | 7.500 | 1.500 | 7.500 | 1.500 | 7.500 | 1.200 | 6.300 |
| CALL pn | Internal file pointer | 4.800 | 5.400 | 4.800 | 5.400 | 4.800 | 5.400 | 2.700 | 4.800 |
|  | Common pointer | 7.100 | 30.500 | 7.100 | 30.500 | 7.100 | 30.500 | 4.400 | 5.700 |
| CALL pn s1 to s5 | - | 50.200 | 62.000 | 50.200 | 62.000 | 50.200 | 62.000 | 28.700 | 42.600 |

Tab. A-16: Processing times for Universal model QCPU (1)

NOTE $\quad$ For the instructions for which a leading edge instruction $(\square P)$ is not described, the processing time is the same as an ON execution instruction.

Example: MOVP instruction, WANDP instruction etc.

- Q03UD(E)HCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| LD LDI AND ANI OR ORI LDP LDF ANDP ANDF ORP ORF |  | executed |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |
| $\begin{array}{\|l\|} \hline \text { LDPI } \\ \text { LDFI } \end{array}$ |  | executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| ANDPI <br> ANDFI <br> ORPI <br> ORFI |  | executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| OUT |  | changed |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |
|  |  | not changed |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { SET } \\ \text { RST } \end{array}$ |  | not executed |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |
| LD= |  | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| AND= |  | not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| $\mathrm{OR}=$ |  | not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LD<> |  | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | no continuity |  |  |  |  |  |  |  |  |  |

Tab. A-17: Processing times for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| AND<> | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| OR<> | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LD> | continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | uity |  |  |  |  |  |  |  |  |
| AND> | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| OR> | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | oxacutad | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LD<= | continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | uity |  |  |  |  |  |  |  |  |
| AND<= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| OR<= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LD< | continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | uity |  |  |  |  |  |  |  |  |
| AND< | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| OR< | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LD>= | continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | no continuity |  |  |  |  |  |  |  |  |  |
| AND>= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| OR>= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LDD= | continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | no continuity |  |  |  |  |  |  |  |  |  |
| ANDD= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| ORD= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |  |  |  |
| LDD<> | continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | no continuity |  |  |  |  |  |  |  |  |  |

Tab. A-17: Processing times for Universal model QCPU (2)


Tab. A-17: Processing times for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| B + (s, d) |  | uted | 3.300 | 5.500 | 3.000 | 4.100 | 3.000 | 4.100 | 3.000 | 4.100 |
| B + (s1, s2, d) |  | uted | 4.600 | 6.200 | 4.200 | 5.900 | 4.200 | 5.900 | 4.200 | 5.900 |
| B-(s, d) |  | uted | 3.300 | 4.400 | 2.900 | 3.800 | 2.900 | 3.800 | 2.900 | 3.800 |
| B - (s1, s2, d) |  | uted | 4.600 | 6.300 | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 |
| B * (s1, s2, d) |  | uted | 4.000 | 4.800 | 3.400 | 4.800 | 3.400 | 4.800 | 3.400 | 4.800 |
| B/ (s1, s2, d) |  | uted | 4.200 | 5.700 | 3.700 | 5.200 | 3.700 | 5.200 | 3.700 | 5.200 |
| $E+(s, d)$ | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
|  |  | $s=2^{127}, d=2^{127}$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
| $E+(s 1, s 2, d)$ | single precision | s1 $=0, \mathrm{~s} 2=0$ |  | 0.140 |  | 0.0665 |  | 0.0665 |  | 0.0665 |
|  |  | $s 1=2^{127}, s 2=2^{127}$ |  | 0.140 |  | 0.0665 |  | 0.0665 |  | 0.0665 |
| E - (s, d) | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
|  |  | $\mathrm{s}=2^{127}, \mathrm{~d}=2^{127}$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
| E- $(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d})$ | single precision | s1 $=0, \mathrm{~s} 2=0$ |  | 0.140 |  | 0.0665 |  | 0.0665 |  | 0.0665 |
|  |  | $s 1=2^{127}, \mathrm{~s} 2=2^{127}$ |  | 0.140 |  | 0.0665 |  | 0.0665 |  | 0.0665 |
| E * (s1, s2, d) | single precision | $s 1=0, s 2=0$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
|  |  | $s 1=2^{127}, \mathrm{~s} 2=2^{127}$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
| E/ (s1, s2, d) | single precision | $s 1=2^{127}, s 2=2^{127}$ | 4.500 | 5.600 | 3.900 | 4.900 |  | 0.285 |  | 0.285 |
| INC | executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| DINC | executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| DEC | executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| DDEC | executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| BCD | executed |  |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
| DBCD | executed |  |  | 0.200 |  | 0.095 |  | 0.095 |  | 0.095 |
| BIN | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| DBIN | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| FLT | single precision | $\mathrm{S}=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  | $\mathrm{s}=7 \mathrm{FFFH}$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
| DFLT | single precision | $\mathrm{S}=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  | $\mathrm{s}=7$ FFFFFFFH |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
| INT | single precision | $\mathrm{s}=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  | $\mathrm{s}=32766.5$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
| DINT | single precision | $\mathrm{s}=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  | $s=1234567890.3$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
| MOV | - |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| DMOV | - |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| EMOV | - |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| CML | - |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
| DCML | - |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |

Tab. A-17: Processing times for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| BMOV |  |  | 6.300 | 8.200 | 5.400 | 7.000 | 5.400 | 7.000 | 5.400 | 7.000 |
|  | $\mathrm{n}=1$ | SM237=OFF ${ }^{\text {1) }}$ | 8.200 | 10.600 | 3.900 | 5.100 | 3.900 | 5.100 | 3.900 | 5.100 |
|  |  | SM237=ON ${ }^{11}$ | 6.000 | 7.800 | 2.900 | 3.700 | 2.900 | 3.700 | 2.900 | 3.700 |
|  | $n=96$ | SM237=OFF ${ }^{1)}$ | 9.300 | 11.900 | 4.400 | 5.700 | 4.400 | 5.700 | 4.400 | 5.700 |
|  |  | SM237=0N ${ }^{1)}$ | 7.100 | 9.100 | 3.400 | 4.300 | 3.400 | 4.300 | 3.400 | 4.300 |
| FMOV |  |  | 5.300 | 5.900 | 4.200 | 4.800 | 4.200 | 4.800 | 4.200 | 4.800 |
|  | $\mathrm{n}=1$ | SM237=OFF ${ }^{1)}$ | 7.000 | 8.000 | 3.400 | 3.800 | 3.400 | 3.800 | 3.400 | 3.800 |
|  |  | SM237=0N ${ }^{1)}$ | 5.900 | 6.800 | 2.800 | 3.200 | 2.800 | 3.200 | 2.800 | 3.200 |
|  | $\mathrm{n}=96$ | SM237=OFF ${ }^{1)}$ | 7.400 | 12.200 | 3.600 | 5.800 | 3.600 | 5.800 | 3.600 | 5.800 |
|  |  | SM237=ON ${ }^{1)}$ | 6.300 | 11.000 | 3.000 | 5.200 | 3.000 | 5.200 | 3.000 | 5.200 |
| XCH | - |  | 2.500 | 2.900 | 1.800 | 2.300 | 1.800 | 2.300 | 1.800 | 2.300 |
| DXCH | - |  | 2.800 | 3.700 | 2.100 | 2.900 | 2.100 | 2.900 | 2.100 | 2.900 |
| DFMOV ${ }^{\text {2 }}$ | $n=1$ | SM237=0FF | 2.600 | 3.750 | 2.250 | 3.150 | 2.250 | 3.150 | 2.250 | 3.150 |
|  |  | SM237=0N | 2.050 | 2.250 | 1.750 | 1.750 | 1.750 | 1.750 | 1.750 | 1.750 |
|  | $\mathrm{n}=96$ | SM237=0FF | 5.850 | 7.350 | 4.200 | 5.500 | 4.200 | 5.500 | 5.380 | 7.440 |
|  |  | SM237=0N | 5.300 | 6.000 | 3.650 | 4.150 | 3.650 | 4.150 | 4.700 | 5.500 |
| CJ | - |  | 1.800 | 2.800 | 1.400 | 2.400 | 1.400 | 2.400 | 1.400 | 2.400 |
| SCJ | - |  | 1.800 | 2.800 | 1.400 | 2.400 | 1.400 | 2.400 | 1.400 | 2.400 |
| JMP | - |  | 1.800 | 2.800 | 1.100 | 2.400 | 1.100 | 2.400 | 1.100 | 2.400 |
| WAND (s, d) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| WAND (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| DAND ( $\mathrm{s}, \mathrm{d}$ ) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| DAND (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| WOR (s, d) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| WOR (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| DOR (s, d) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| DOR (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| WXOR (s, d) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| WXOR (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| DXOR (s, d) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| DXOR (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| WXNR (s, d) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| WXNR (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| DXNR (s, d) | executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| DXNR (s1, s2, d) | executed |  |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
| ROR (d, n) | $n=1$ |  | 2.300 | 3.100 | 1.700 | 2.500 | 1.700 | 2.500 | 1.700 | 2.500 |
|  | $n=15$ |  | 2.400 | 3.100 | 1.800 | 2.500 | 1.800 | 2.500 | 1.800 | 2.500 |
| RCR (d, n) | $\mathrm{n}=1$ |  | 2.300 | 3.900 | 1.700 | 3.200 | 1.700 | 3.200 | 1.700 | 3.200 |
|  | $\mathrm{n}=15$ |  | 2.400 | 4.100 | 1.700 | 3.200 | 1.700 | 3.200 | 1.700 | 3.200 |
| ROL (d, n) | $\mathrm{n}=1$ |  | 2.400 | 3.300 | 1.800 | 3.200 | 1.800 | 3.200 | 1.800 | 3.200 |
|  | $\mathrm{n}=15$ |  | 2.400 | 3.300 | 1.800 | 3.200 | 1.800 | 3.200 | 1.800 | 3.200 |
| RCL (d, n) | $\mathrm{n}=1$ |  | 2.400 | 2.700 | 1.800 | 2.100 | 1.800 | 2.100 | 1.800 | 2.100 |
|  | $n=15$ |  | 2.400 | 2.800 | 1.800 | 2.200 | 1.800 | 2.200 | 1.800 | 2.200 |
| ${ }^{1}$ Can be used only for the Q03UDCPU, Q04UDHCPU and Q06UDHCPU whose first 5 digits of serial number is "10012" or higher. ${ }^{2}$ Can be used only for the Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q13UD(E)HCPU and Q26UD(E)HCPU whose first 5 digits of serial number is "10012" or higher. |  |  |  |  |  |  |  |  |  |  |

Tab. A-17: Processing times for Universal model QCPU (2)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| DROR (d, n) | $\mathrm{n}=1$ | 2.400 | 3.400 | 1.900 | 2.700 | 1.900 | 2.700 | 1.900 | 2.700 |
|  | $\mathrm{n}=31$ | 2.500 | 3.400 | 1.900 | 2.700 | 1.900 | 2.700 | 1.900 | 2.700 |
| DRCR (d, n) | $\mathrm{n}=1$ | 2.500 | 4.800 | 1.900 | 4.200 | 1.900 | 4.200 | 1.900 | 4.200 |
|  | $\mathrm{n}=31$ | 2.500 | 4.900 | 1.900 | 4.200 | 1.900 | 4.200 | 1.900 | 4.200 |
| DROL (d, n) | $\mathrm{n}=1$ | 2.500 | 3.900 | 1.800 | 3.200 | 1.800 | 3.200 | 1.800 | 3.200 |
|  | $\mathrm{n}=31$ | 2.500 | 3.900 | 1.800 | 3.300 | 1.800 | 3.300 | 1.800 | 3.300 |
| DRCL (d, n) | $\mathrm{n}=1$ | 2.500 | 4.800 | 1.900 | 3.800 | 1.900 | 3.800 | 1.900 | 3.800 |
|  | $\mathrm{n}=31$ | 2.500 | 4.600 | 1.900 | 3.800 | 1.900 | 3.800 | 1.900 | 3.800 |
| SFR (d, n) | $\mathrm{n}=1$ | 2.400 | 3.900 | 1.700 | 2.600 | 1.700 | 2.600 | 1.700 | 2.600 |
|  | $\mathrm{n}=15$ | 2.300 | 3.900 | 1.800 | 2.600 | 1.800 | 2.600 | 1.800 | 2.600 |
| SFL (d, n) | $\mathrm{n}=1$ | 2.400 | 4.300 | 1.800 | 2.700 | 1.800 | 2.700 | 1.800 | 2.700 |
|  | $\mathrm{n}=15$ | 2.400 | 4.300 | 1.800 | 2.700 | 1.800 | 2.700 | 1.800 | 2.700 |
| DSFR (d, n) | $\mathrm{n}=1$ | 2.700 | 4.800 | 2.200 | 4.300 | 2.200 | 4.300 | 2.200 | 4.300 |
|  | $\mathrm{n}=96$ | 32.600 | 35.900 | 23.900 | 26.100 | 23.900 | 26.100 | 23.900 | 26.100 |
| DSFL (d, n) | $\mathrm{n}=1$ | 2.700 | 4.600 | 2.100 | 4.000 | 2.100 | 4.000 | 2.100 | 4.000 |
|  | $\mathrm{n}=96$ | 32.600 | 35.300 | 23.700 | 25.800 | 23.700 | 25.800 | 23.700 | 25.800 |
| SUM | $\mathrm{s}=0$ | 3.400 | 4.300 | 2.900 | 3.600 | 2.900 | 3.600 | 2.900 | 3.600 |
|  | $\mathrm{s}=\mathrm{FFFFH}$ | 3.500 | 4.200 | 2.900 | 3.600 | 2.900 | 3.600 | 2.900 | 3.600 |
| SEG | executed | 2.100 | 2.800 | 1.500 | 2.100 | 1.500 | 2.100 | 1.500 | 2.100 |
| FOR | - | 1.200 | 2.400 | 0.870 | 2.100 | 0.870 | 2.100 | 0.870 | 2.100 |
| CALL pn | Intern file pointer | 2.600 | 4.000 | 2.300 | 3.600 | 2.300 | 3.600 | 2.300 | 3.600 |
|  | Common pointer | 4.000 | 5.300 | 3.200 | 4.900 | 3.200 | 4.900 | 3.200 | 4.900 |
| CALL pn s1 to s5 | - | 28.700 | 33.400 | 26.100 | 29.300 | 26.100 | 29.300 | 26.100 | 29.300 |

Tab. A-17: Processing times for Universal model QCPU (2)

NOTE For the instructions for which a leading edge instruction $(\square P)$ is not described, the processing time is the same as an ON execution instruction.

Example: MOVP instruction, WANDP instruction etc.

Table of the time to be added when file register, extended data register, extended link register and module access device are used

- Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Device Name |  | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJ |  | Q00U | Q01U | Q02U |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Destination |  | 0.220 | 0.220 | 0.220 | 0.220 |
|  |  | Word | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Double word | Source | 0.200 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.200 | 0.200 | 0.200 | 0.200 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.420 |
|  |  | Word | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.440 |
|  |  |  | Destination | - | - | - | 0.380 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.320 |
|  |  | Word | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Double word | Source | - | - | - | 0.320 |
|  |  |  | Destination | - | - | - | 0.300 |
| File register (ZR), <br> Extended data register (D), <br> Extended link register (W) | When standard RAM is used | Bit | Source | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  |  | Destination | 0.280 | 0.320 | 0.300 | 0.280 |
|  |  | Word | Source | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  |  | Destination | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  | Double word | Source | 0.320 | 0.280 | 0.260 | 0.240 |
|  |  |  | Destination | 0.320 | 0.280 | 0.260 | 0.240 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | - | - | - | 0.260 |
|  |  |  | Destination | - | - | - | 0.480 |
|  |  | Word | Source | - | - | - | 0.260 |
|  |  |  | Destination | - | - | - | 0.220 |
|  |  | Double word | Source | - | - | - | 0.480 |
|  |  |  | Destination | - | - | - | 0.420 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | - | - | - | 0.200 |
|  |  |  | Destination | - | - | - | 0.380 |
|  |  | Word | Source | - | - | - | 0.200 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.360 |
|  |  |  | Destination | - | - | - | 0.340 |
| Module access device <br> (Multiple CPU high speed transmission area) <br> (U3EnIG10000) |  | Bit | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |
|  |  | Word | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |
|  |  | Double word | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |

Tab. A-18: Processing times to be added for subset instructions for Universal model CPU (1)

- Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UDE(H)CPU,Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

| Device Name |  | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E) |  | $\begin{gathered} \text { Q04/ } \\ \text { Q06UD(E)H } \end{gathered}$ | $\begin{gathered} \text { Q10/Q13/ } \\ \text { Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ | $\begin{gathered} \text { Q50/ } \\ \text { Q100UDEH } \end{gathered}$ |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  | Destination |  | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 | 0.095 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 | 0.086 | 0.086 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Word | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Double word | Source | 0.440 | 0.399 | 0.399 | 0.399 |
|  |  |  | Destination | 0.380 | 0.361 | 0.361 | 0.361 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Word | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Double word | Source | 0.320 | 0.304 | 0.304 | 0.304 |
|  |  |  | Destination | 0.300 | 0.295 | 0.295 | 0.295 |
| File register (ZR), <br> Extended data register (D), <br> Extended link register (W) | When standard RAM is used | Bit | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Word | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Double word | Source | 0.220 | 0.105 | 0.105 | 0.105 |
|  |  |  | Destination | 0.220 | 0.095 | 0.095 | 0.095 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Word | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Double word | Source | 0.460 | 0.409 | 0.409 | 0.409 |
|  |  |  | Destination | 0.400 | 0.371 | 0.371 | 0.371 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Word | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Double word | Source | 0.340 | 0.314 | 0.314 | 0.314 |
|  |  |  | Destination | 0.320 | 0.304 | 0.304 | 0.304 |
| Module access device <br> (Multiple CPU high speed transmission area) (U3EnlG10000) |  | Bit | Source | 0.220 | 0.181 | 0.181 | 0.181 |
|  |  | Destination | 0.140 | 0.105 | 0.105 | 0.105 |
|  |  | Word | Source | 0.220 | 0.181 | 0.181 | 0.181 |
|  |  | Destination | 0.140 | 0.105 | 0.105 | 0.105 |
|  |  | Double word | Source | 0.500 | 0.437 | 0.437 | 0.437 |
|  |  | Destination | 0.340 | 0.285 | 0.285 | 0.285 |

Tab. A-19: Processing times to be added for subset instructions for Universal model CPU (2)

Table of the time to be added when F/T(ST)/C device is used in OUT/SET/RST instruction

- Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Instruction Name | Device Name | Condition |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJ | Q00U | Q01U | Q02U |
| OUT | F | not executed |  | 2.900 | 2.900 | 2.900 | 2.100 |
|  |  | executed | when displayed | 116.000 | 116.000 | 116.000 | 68.800 |
|  |  |  | display completed | 116.000 | 116.000 | 116.000 | 61.600 |
|  | T(ST), C | not executed |  | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  | executed | after time up | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  |  | when added | 0.360 | 0.240 | 0.180 | 0.120 |
| SET | F | not executed |  | 0.120 | 0.080 | 0.006 | 0.004 |
|  |  | executed | when displayed | 116.000 | 116.000 | 116.000 | 68.600 |
|  |  |  | display completed | 116.000 | 116.000 | 116.000 | 65.700 |
| RST | F | not executed |  | 0.120 | 0.080 | 0.006 | 0.004 |
|  |  | d | when displayed | 55.800 | 55.800 | 55.800 | 26.500 |
|  |  | executa | display completed | 29.200 | 29.200 | 29.200 | 21.600 |
|  | T(ST), C | not executed |  | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  | executed |  | 0.360 | 0.240 | 0.180 | 0.120 |

Tab. A-20: Processing times to be added for Universal model CPU and OUT/SET/RST instructions (1)

- Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UDE(H)CPU,Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

| Instruction Name | Device Name | Condition |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E) | $\begin{gathered} \text { Q04/ } \\ \text { Q06UD(E)H } \end{gathered}$ | $\begin{gathered} \text { Q10/Q13/ } \\ \text { Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ | $\begin{aligned} & \text { Q50/ } \\ & \text { Q100UDEH } \end{aligned}$ |
| OUT | F | not executed |  | 1.940 | 1.570 | 1.570 | 1.570 |
|  |  | executed | when displayed | 39.930 | 38.090 | 38.090 | 38.090 |
|  |  |  | display completed | 39.750 | 37.980 | 37.980 | 37.980 |
|  | T(ST), C | not executed |  | 0.060 | 0.030 | 0.030 | 0.030 |
|  |  | executed | after time up | 0.060 | 0.030 | 0.030 | 0.030 |
|  |  |  | when added | 0.000 | 0.000 | 0.000 | 0.000 |
| SET | F | not executed |  | 42.900 | 40.600 | 40.600 | 40.600 |
|  |  | executed | when displayed | 39.270 | 37.900 | 37.900 | 37.900 |
|  |  |  | display completed | 0.000 | 0.000 | 0.000 | 0.000 |
| RST | F | not executed |  | 45.260 | 36.600 | 36.600 | 36.600 |
|  |  | executed | when displayed | 19.020 | 16.190 | 16.190 | 16.190 |
|  |  |  | display completed | 0.060 | 0.030 | 0.030 | 0.030 |
|  | T(ST), C | not executed |  | 0.060 | 0.030 | 0.030 | 0.030 |
|  |  | executed |  | 1.940 | 1.570 | 1.570 | 1.570 |

Tab. A-21: Processing times to be added for Universal model CPU and OUT/SET/RST instructions (2)

## A.3.2 Processing time of instructions other than subset instruction

NOTES - The processing time shown in tables A-22 and A-23 applies when the device used in an instruction does not meet the device condition for subset processing (For device condition that does not trigger subset processing, refer to section 3.8.1).

- For instructions not shown in the following table, refer to tables A-16 and A-17 in section A.3.1.
- When using a file register ( $R, Z R$ ), extended data register ( $D$ ), extended link register ( $W$ ), module access device (Un\G $\square$ and U3En\GO to G4095), and link direct device (Jn\} \square ), add the processing time shown in tables A-24 and A-25 to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cache function, both the minimum and maximum values are described in the table.
- Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU


Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ANDE<> | singleprecision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.300 | 14.200 |
|  |  | no continuity |  | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 14.200 |
| ORE<> | single precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 6.700 |
|  |  | no continuity |  | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 6.600 |
| LDE> | single precision | continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 13.700 |
|  |  | no continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.600 | 13.700 |
| ANDE> | singleprecision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.300 | 8.100 |
|  |  | no continuity |  | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 8.100 |
| ORE> | singleprecision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 8.500 |
|  |  | no continuity |  | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 8.100 |
| LDE<= | singleprecision | continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 11.100 |
|  |  | no continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 9.600 |
| ANDE<= | single precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.100 | 7.800 |
|  |  | no continuity |  | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 8.200 |
| ORE<= | single precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.500 | 10.300 |
|  |  | no continuity |  | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 9.800 |
| LDE< | singleprecision | continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 11.500 |
|  |  | no continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 10.900 |
| ANDE< | singleprecision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.300 | 9.200 |
|  |  | no continuity |  | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 9.400 |
| ORE< | singleprecision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 10.400 |
|  |  | no continuity |  | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 9.800 |
| ?LDE>= | singleprecision | continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 12.200 |
|  |  | no continuity |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 11.800 |
| ANDE>= | singleprecision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.100 | 6.700 |
|  |  |  |  | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 7.000 |
| ORE>= | singleprecision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 14.000 |
|  |  |  |  | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.500 | 14.300 |
| LDED= | double precision | continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 21.000 |
|  |  | no continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 21.900 |
| ANDED= | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | oxecuted | continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 3.800 | 17.800 |
|  |  | executed | no continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 18.100 |
| ORED= | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | oxecuted | continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.100 | 23.800 |
|  |  | executed | no continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.900 | 25.500 |
| LDED<> | double precision | continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 23.500 |
|  |  | no continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 22.600 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ANDED<> | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 18.800 |
|  |  |  | no continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 18.700 |
| ORED<> | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.200 |
|  |  |  | no continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.100 | 23.400 |
| LDED> | double precision | continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 25.100 |
|  |  | no continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 23.400 |
| ANDED> | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.500 |
|  |  |  | no continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
| ORED> | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 24.200 |
|  |  |  | no continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.900 | 25.800 |
| LDED<= | double precision | continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 22.500 |
|  |  | no continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 13.500 |
| ANDED<= | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.600 |
|  |  |  | no continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
| ORED<= | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 26.300 |
|  |  |  | no continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.200 |
| LDED< | double precision | continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 25.000 |
|  |  | no continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 24.100 |
| ANDED< | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.400 |
|  |  |  | no continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
| ORED< | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  |  | executed | no continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
| LDED>= | double precision | continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 13.100 |
|  |  | no continuity |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.300 | 13.100 |
| ANDED>= | double precision | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | executed | continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 3.900 | 19.500 |
|  |  | executed | no continuity | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.800 |
| ORED>= | double precision | not executed |  |  | 0.360 | 0.240 | 0.180 | 0.120 |  |  |  |
|  |  | executed | continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  |  | executed | no continuity | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.200 | 18.500 |
| LD\$= | continuity |  |  | 8.300 | 38.500 | 8.300 | 38.500 | 8.300 | 38.500 | 5.500 | 14.900 |
|  | no continuity |  |  | 8.300 | 38.500 | 8.300 | 38.500 | 8.300 | 38.500 | 5.500 | 15.600 |
| AND\$= | not executed |  |  |  | 0.360 |  | 0.240 |  | 0.180 | 0.120 |  |
|  | executed | continuity |  | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 5.200 | 13.800 |
|  |  | no continuity |  | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 5.300 | 14.500 |
| OR\$= | not executed |  |  |  | 0.360 |  | 0.240 |  | 0.180 | 0.120 |  |
|  | executed | continuity |  | 7.500 | 36.600 | 7.500 | 36.600 | 7.500 | 36.600 | 5.500 | 14.900 |
|  |  | no continuity |  | 7.500 | 36.600 | 7.500 | 36.600 | 7.500 | 36.600 | 5.300 | 14.600 |
| LD\$<> | continuity |  |  | 8.300 | 39.300 | 8.300 | 39.300 | 8.300 | 39.300 | 5.600 | 15.200 |
|  | no continuity |  |  | 8.300 | 39.300 | 8.300 | 39.300 | 8.300 | 39.300 | 5.600 | 15.400 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| AND\$<> |  | not executed |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 8.000 | 38.200 | 8.000 | 38.200 | 8.000 | 38.200 | 4.300 | 21.500 |
|  |  | no continuity | 8.000 | 38.200 | 8.000 | 38.200 | 8.000 | 38.200 | 4.500 | 23.400 |
| OR\$<> | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 8.300 | 37.300 | 8.300 | 37.300 | 8.300 | 37.300 | 5.400 | 17.700 |
|  |  | no continuity | 8.300 | 37.300 | 8.300 | 37.300 | 8.300 | 37.300 | 5.300 | 19.400 |
| LD\$> | continuity |  | 8.300 | 41.600 | 8.300 | 41.600 | 8.300 | 41.600 | 6.400 | 19.200 |
|  | no continuity |  | 8.300 | 41.600 | 8.300 | 41.600 | 8.300 | 41.600 | 5.600 | 20.100 |
| AND\$> | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 8.000 | 38.100 | 8.000 | 38.100 | 8.000 | 38.100 | 4.500 | 15.400 |
|  |  | no continuity | 8.000 | 38.100 | 8.000 | 38.100 | 8.000 | 38.100 | 4.600 | 15.300 |
| OR\$> | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 8.200 | 35.700 | 8.200 | 35.700 | 8.200 | 35.700 | 5.400 | 20.000 |
|  |  | no continuity | 8.200 | 35.700 | 8.200 | 35.700 | 8.200 | 35.700 | 5.400 | 22.100 |
| LD\$<= | continuity |  | 8.300 | 39.200 | 8.300 | 39.200 | 8.300 | 39.200 | 5.800 | 12.800 |
|  | no continuity |  | 8.300 | 39.200 | 8.300 | 39.200 | 8.300 | 39.200 | 6.300 | 13.900 |
| AND\$<= | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 7.100 | 36.500 | 7.100 | 36.500 | 7.100 | 36.500 | 6.000 | 16.000 |
|  |  | no continuity | 7.100 | 36.500 | 7.100 | 36.500 | 7.100 | 36.500 | 6.100 | 16.200 |
| OR\$<= | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 7.400 | 35.600 | 7.400 | 35.600 | 7.400 | 35.600 | 4.700 | 14.600 |
|  |  | no continuity | 7.400 | 35.600 | 7.400 | 35.600 | 7.400 | 35.600 | 4.600 | 14.400 |
| LD\$< | continuity |  | 7.400 | 40.000 | 7.400 | 40.000 | 7.400 | 40.000 | 4.800 | 17.000 |
|  | no continuity |  | 7.400 | 40.000 | 7.400 | 40.000 | 7.400 | 40.000 | 5.500 | 18.000 |
| AND\$< | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 8.000 | 37.300 | 8.000 | 37.300 | 8.000 | 37.300 | 5.900 | 13.400 |
|  |  | no continuity | 8.000 | 37.300 | 8.000 | 37.300 | 8.000 | 37.300 | 6.200 | 14.500 |
| OR\$< | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 8.300 | 35.600 | 8.300 | 35.600 | 8.300 | 35.600 | 6.200 | 18.700 |
|  |  | no continuity | 8.300 | 35.600 | 8.300 | 35.600 | 8.300 | 35.600 | 5.400 | 19.700 |
| LD\$>= | continuity |  | 7.400 | 38.300 | 7.400 | 38.300 | 7.400 | 38.300 | 4.800 | 10.000 |
|  | no continuity |  | 7.400 | 38.300 | 7.400 | 38.300 | 7.400 | 38.300 | 5.500 | 11.200 |
| AND\$>= | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 4.400 | 21.600 |
|  |  | no continuity | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 4.500 | 21.800 |
| OR\$>= | not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  |  |
|  | executed | continuity | 8.200 | 36.400 | 8.200 | 36.400 | 8.200 | 36.400 | 5.400 | 15.400 |
|  |  | no continuity | 8.200 | 36.400 | 8.200 | 36.400 | 8.200 | 36.400 | 5.300 | 15.300 |
| $\begin{aligned} & \text { BKCMP = } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ |  | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.600 |
|  | $n=96$ |  | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.500 |
| $\begin{aligned} & \text { BKCMP<> } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ |  | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  | $n=96$ |  | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.500 |
| BKCMP>$(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n})$ | $\mathrm{n}=1$ |  | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 23.100 |
|  | $\mathrm{n}=96$ |  | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.400 |
| $\begin{aligned} & \mathrm{BKCMP}<= \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ |  | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  | $\mathrm{n}=96$ |  | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.400 |
| BKCMP< <br> (s1, s2, d, n) | $\mathrm{n}=1$ |  | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.300 | 23.000 |
|  | $\mathrm{n}=96$ |  | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.500 |
| $\begin{aligned} & \text { BKCMP>= } \\ & (s 1, s 2, d, n) \end{aligned}$ | $\mathrm{n}=1$ |  | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  | $\mathrm{n}=96$ |  | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.400 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction |  | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| $\begin{aligned} & \text { DBKCMP = } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  | $\mathrm{n}=96$ | 64.900 | 85.700 | 64.900 | 85.700 | 64.900 | 85.700 | 60.700 | 78.400 |
| $\begin{aligned} & \text { DBKCMP<> } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.350 | 28.900 |
|  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.500 | 80.300 |
| $\begin{aligned} & \text { DBKCMP> } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.600 | 80.300 |
| $\begin{aligned} & \text { DBKCMP<= } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.350 | 29.000 |
|  |  | $\mathrm{n}=96$ | 64.800 | 85.700 | 64.800 | 85.700 | 64.800 | 85.700 | 60.800 | 78.400 |
| $\begin{aligned} & \text { DBKCMP< } \\ & (s 1, s 2, d, n) \end{aligned}$ |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.700 | 80.400 |
| $\begin{aligned} & \text { DBKCMP>= } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.300 | 29.000 |
|  |  | $\mathrm{n}=96$ | 64.800 | 85.700 | 64.800 | 85.700 | 64.800 | 85.700 | 60.700 | 78.400 |
| DB + (s, d) |  | executed | 5.750 | 13.300 | 5.750 | 13.300 | 5.750 | 13.300 | 4.900 | 7.500 |
| DB + (s1, s2, d) |  | executed | 5.650 | 13.200 | 5.650 | 13.200 | 5.650 | 13.200 | 5.200 | 11.000 |
| DB - (s, d) |  | executed | 5.750 | 12.700 | 5.750 | 12.700 | 5.750 | 12.700 | 4.900 | 10.200 |
| DB - (s1, s2, d) |  | executed | 5.650 | 12.600 | 5.650 | 12.600 | 5.650 | 12.600 | 5.200 | 8.600 |
| DB * (s1, s2, d) |  | executed | 8.750 | 40.200 | 8.750 | 40.200 | 8.750 | 40.200 | 8.300 | 22.200 |
| DB/ (s1, s2, d) |  | executed | 5.750 | 21.500 | 5.750 | 21.500 | 5.750 | 21.500 | 6.100 | 19.200 |
| $E D+(s, d)$ | double precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 4.500 | 26.700 | 4.500 | 26.700 | 4.500 | 26.700 | 4.800 | 16.800 |
|  |  | $s=2^{1023}, d=2^{1023}$ | 5.800 | 32.900 | 5.800 | 32.900 | 5.800 | 32.900 | 4.800 | 16.800 |
| $E D+(s 1, s 2, d)$ | double precision | s1 $=0, \mathrm{~s} 2=0$ | 5.450 | 35.400 | 5.450 | 35.400 | 5.450 | 35.400 | 7.100 | 20.100 |
|  |  | $s 1=2^{1023}, s 2=2^{1023}$ | 6.750 | 41.400 | 6.750 | 41.400 | 6.750 | 41.400 | 7.100 | 20.100 |
| ED - (s, d) | double precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 5.200 | 25.900 | 5.200 | 25.900 | 5.200 | 25.900 | 5.000 | 17.300 |
|  |  | $s=2^{1023}, d=2^{1023}$ | 6.000 | 27.700 | 6.000 | 27.700 | 6.000 | 27.700 | 5.000 | 17.300 |
| ED - (s1, s2, d) | double precision | s1 $=0, \mathrm{~s} 2=0$ | 5.550 | 32.900 | 5.550 | 32.900 | 5.550 | 32.900 | 6.000 | 16.300 |
|  |  | $s 1=2^{1023}, s 2=2^{1023}$ | 5.750 | 33.900 | 5.750 | 33.900 | 5.750 | 33.900 | 6.000 | 16.300 |
| ED * (s1, s2, d) | double precision | $s 1=0, s 2=0$ | 5.550 | 34.400 | 5.550 | 34.400 | 5.550 | 34.400 | 10.500 | 22.300 |
|  |  | $s 1=2^{1023}, s 2=2^{1023}$ | 5.950 | 39.100 | 5.950 | 39.100 | 5.950 | 39.100 | 10.500 | 22.300 |
| ED / (s1, s2, d) | double precision precision | $s 1=2^{1023}, s 2=2^{1023}$ | 8.050 | 44.200 | 8.050 | 44.200 | 8.050 | 44.200 | 7.500 | 27.200 |
| $B K+(s 1, s 2, d, n)$ |  | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 12.100 | 19.700 |
|  |  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 61.700 | 69.300 |
| BK - (s1, s2, d, n) |  | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 12.100 | 20.600 |
|  |  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 61.700 | 70.200 |
| $\begin{aligned} & \text { DBK + } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 10.100 | 24.200 | 10.100 | 24.200 | 10.100 | 24.200 | 7.050 | 19.200 |
|  |  | $\mathrm{n}=96$ | 59.800 | 73.900 | 59.800 | 73.900 | 59.800 | 73.900 | 59.400 | 68.900 |
| $\begin{array}{\|l} \text { DBK - } \\ \text { (s1, s2, d, n) } \end{array}$ |  | $\mathrm{n}=1$ | 10.100 | 24.200 | 10.100 | 24.200 | 10.100 | 24.200 | 7.050 | 19.900 |
|  |  | $\mathrm{n}=96$ | 59.800 | 73.900 | 59.800 | 73.900 | 59.800 | 73.900 | 59.400 | 69.600 |
| \$ + (s, d) |  | - | 15.400 | 64.300 | 15.400 | 64.300 | 15.400 | 64.300 | 14.400 | 34.000 |
| \$ + (s1, s2, d) |  | - | 19.700 | 71.000 | 19.700 | 71.000 | 19.700 | 71.000 | 9.200 | 22.900 |
| FLTD | double precision | $\mathrm{S}=0$ | 3.100 | 19.600 | 3.100 | 19.600 | 3.100 | 19.600 | 4.000 | 8.900 |
|  |  | $\mathrm{s}=7 \mathrm{FFFH}$ | 3.350 | 19.900 | 3.350 | 19.900 | 3.350 | 19.900 | 3.400 | 9.000 |
| DFLTD | double precision | $s=7$ FFFH | 3.200 | 20.400 | 3.200 | 20.400 | 3.200 | 20.400 | 4.100 | 10.800 |
|  |  | $s=7$ FFFH | 3.450 | 20.500 | 3.450 | 20.500 | 3.450 | 20.500 | 3.600 | 10.800 |
| INTD | double precision | $s=7$ FFFH | 3.200 | 22.900 | 3.200 | 22.900 | 3.200 | 22.900 | 3.500 | 9.300 |
|  |  | $s=7 \mathrm{FFFH}$ | 4.100 | 34.300 | 4.100 | 34.300 | 4.100 | 34.300 | 5.100 | 19.500 |
| DINTD | double precision | $s=7$ FFFH | 3.200 | 23.000 | 3.200 | 23.000 | 3.200 | 23.000 | 2.600 | 6.800 |
|  |  | s = 7FFFH | 4.050 | 33.500 | 4.050 | 33.500 | 4.050 | 33.500 | 3.400 | 11.700 |
| DBL |  | executed | 3.300 | 5.900 | 3.300 | 5.900 | 3.300 | 5.900 | 2.700 | 3.800 |
| WORD |  | executed | 3.000 | 7.250 | 3.000 | 7.250 | 3.000 | 7.250 | 2.900 | 7.000 |
| GRY |  | executed | 3.350 | 7.500 | 3.350 | 7.500 | 3.350 | 7.500 | 2.700 | 6.100 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| DGRY | executed | 3.000 | 7.200 | 3.000 | 7.200 | 3.000 | 7.200 | 2.900 | 4.600 |
| GBIN | executed | 4.600 | 9.700 | 4.600 | 9.700 | 4.600 | 9.700 | 4.000 | 8.200 |
| DGBIN | executed | 5.550 | 10.700 | 5.550 | 10.700 | 5.550 | 10.700 | 5.500 | 8.000 |
| NEG | executed | 3.300 | 6.850 | 3.300 | 6.850 | 3.300 | 6.850 | 2.400 | 4.100 |
| DNEG | executed | 3.050 | 5.700 | 3.050 | 5.700 | 3.050 | 5.700 | 2.500 | 4.300 |
| ENEG | Floating point $=0$ | 3.100 | 7.350 | 3.100 | 7.350 | 3.100 | 7.350 | 2.500 | 3.400 |
|  | Floating point $=-1.0$ | 3.350 | 11.700 | 3.350 | 11.700 | 3.350 | 11.700 | 2.700 | 4.500 |
| EDNEG | Floating point $=0$ | 3.000 | 21.200 | 3.000 | 21.200 | 3.000 | 21.200 | 2.200 | 3.500 |
|  | Floating point $=-1.0$ | 3.100 | 22.900 | 3.100 | 22.900 | 3.100 | 22.900 | 2.400 | 3.500 |
| $\operatorname{BKBCD}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ | $\mathrm{n}=1$ | 8.700 | 27.600 | 8.700 | 27.600 | 8.700 | 27.600 | 9.700 | 22.000 |
|  | $\mathrm{n}=96$ | 84.200 | 104.000 | 84.200 | 104.000 | 84.200 | 104.000 | 74.200 | 86.500 |
| BKBIN (s, d, n) | $\mathrm{n}=1$ | 8.450 | 28.100 | 8.450 | 28.100 | 8.450 | 28.100 | 8.900 | 16.300 |
|  | $\mathrm{n}=96$ | 56.100 | 75.800 | 56.100 | 75.800 | 56.100 | 75.800 | 58.500 | 65.100 |
| ECON | - | 3.100 | 21.300 | 3.100 | 21.300 | 3.100 | 21.300 | 4.300 | 6.800 |
| EDCON | - | 5.050 | 24.000 | 5.050 | 24.000 | 5.050 | 24.000 | 2.800 | 5.400 |
| EDMOV | - | 2.900 | 22.900 | 2.900 | 22.900 | 2.900 | 22.900 | 3.200 | 7.800 |
| \$MOV | Character string to be transferred $=0$ | 6.250 | 30.100 | 6.250 | 30.100 | 6.250 | 30.100 | 4.500 | 13.900 |
|  | Character string to be transferred $=32$ | 15.500 | 39.300 | 15.500 | 39.300 | 15.500 | 39.300 | 15.400 | 17.500 |
| BXCH (d1, d2, n) | $\mathrm{n}=1$ | 8.400 | 20.900 | 8.400 | 20.900 | 8.400 | 20.900 | 8.700 | 15.200 |
|  | $\mathrm{n}=96$ | 67.100 | 79.900 | 67.100 | 79.900 | 67.100 | 79.900 | 67.200 | 74.000 |
| SWAP | - | 3.300 | 3.550 | 3.300 | 3.550 | 3.300 | 3.550 | 2.400 | 2.700 |
| GOEND | - |  | 0.550 |  | 0.550 |  | 0.550 |  |  |
| DI | - | 2.800 | 8.400 | 2.800 | 8.400 | 2.800 | 8.400 | 1.800 | 2.200 |
| El | - | 4.300 | 12.300 | 4.300 | 12.300 | 4.300 | 12.300 | 3.100 | 3.800 |
| IMASK | - | 12.900 | 40.600 | 12.900 | 40.600 | 12.900 | 40.600 | 9.800 | 25.000 |
| IRET | - |  | 1.000 |  | 1.000 |  | 1.000 |  |  |
| RSF X n | $\mathrm{n}=1$ | 7.500 | 26.500 | 7.500 | 26.500 | 7.500 | 26.500 | 4.300 | 16.100 |
|  | $\mathrm{n}=96$ | 11.400 | 30.400 | 11.400 | 30.400 | 11.400 | 30.400 | 11.400 | 23.700 |
| RSF Y $n$ | $\mathrm{n}=1$ | 7.300 | 26.300 | 7.300 | 26.300 | 7.300 | 26.300 | 3.800 | 10.000 |
|  | $\mathrm{n}=96$ | 10.900 | 29.900 | 10.900 | 29.900 | 10.900 | 29.900 | 8.500 | 15.200 |
| UDCNT1 | - | 1.500 | 7.100 | 1.500 | 7.100 | 1.500 | 7.100 | 1.000 | 2.000 |
| UDCNT2 | - | 1.500 | 6.300 | 1.500 | 6.300 | 1.500 | 6.300 | 1.000 | 4.000 |
| TTMR | - | 5.300 | 20.900 | 5.300 | 20.900 | 5.300 | 20.900 | 3.900 | 6.100 |
| STMR | - | 8.900 | 49.800 | 8.900 | 49.800 | 8.900 | 49.800 | 7.200 | 30.000 |
| ROTC | - | 52.300 | 52.600 | 52.300 | 52.600 | 52.300 | 52.600 | 15.200 | 16.100 |
| RAMP | - | 7.400 | 30.900 | 7.400 | 30.900 | 7.400 | 30.900 | 5.900 | 18.300 |
| SPD | - | 1.500 | 6.300 | 1.500 | 6.300 | 1.500 | 6.300 | 1.000 | 2.800 |
| PLSY | - | 6.400 | 7.100 | 6.400 | 7.100 | 6.400 | 7.100 | 3.500 | 4.700 |
| PWM | - | 3.900 | 4.600 | 3.900 | 4.600 | 3.900 | 4.600 | 3.400 | 3.400 |
| MTR | - | 10.100 | 61.400 | 10.100 | 61.400 | 10.100 | 61.400 | 20.500 | 28.400 |
| $\begin{aligned} & \text { BKAND } \\ & \text { (s1, s2, d, n) } \end{aligned}$ | $\mathrm{n}=1$ | 13.600 | 28.500 | 13.600 | 28.500 | 13.600 | 28.500 | 12.100 | 20.100 |
|  | $\mathrm{n}=96$ | 63.200 | 78.200 | 63.200 | 78.200 | 63.200 | 78.200 | 57.400 | 63.200 |
| $\begin{aligned} & \text { BKOR } \\ & \text { (s1, s2, d, n) } \end{aligned}$ | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 7.700 | 13.200 |
|  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 57.400 | 62.800 |
| $\begin{aligned} & \text { BKXOR } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 13.600 | 28.300 | 13.600 | 28.300 | 13.600 | 28.300 | 7.800 | 13.200 |
|  | $\mathrm{n}=96$ | 63.100 | 78.000 | 63.100 | 78.000 | 63.100 | 78.000 | 57.300 | 62.800 |
| $\begin{aligned} & \text { BKXNR } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 13.500 | 28.300 | 13.500 | 28.300 | 13.500 | 28.300 | 7.800 | 14.100 |
|  | $\mathrm{n}=96$ | 63.100 | 78.000 | 63.100 | 78.000 | 63.100 | 78.000 | 57.400 | 62.900 |
| BSFR (d, n) | $\mathrm{n}=1$ | 5.050 | 21.100 | 5.050 | 21.100 | 5.050 | 21.100 | 3.700 | 6.300 |
|  | $\mathrm{n}=96$ | 9.000 | 34.800 | 9.000 | 34.800 | 9.000 | 34.800 | 10.200 | 12.800 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| BSFL (d, n) |  | $\mathrm{n}=1$ | 4.800 | 19.100 | 4.800 | 19.100 | 4.800 | 19.100 | 4.500 | 8.900 |
|  |  | $\mathrm{n}=96$ | 8.550 | 34.300 | 8.550 | 34.300 | 8.550 | 34.300 | 10.100 | 14.300 |
| $\operatorname{SFTBR}(\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d})$ |  | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 10.300 | 46.500 | 10.300 | 46.500 | 10.300 | 46.500 | 8.800 | 43.400 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 10.300 | 46.400 | 10.300 | 46.400 | 10.300 | 46.400 | 8.750 | 43.400 |
| SFTBL (n1, n2, d) |  | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 10.500 | 49.800 | 10.500 | 49.800 | 10.500 | 49.800 | 8.050 | 45.100 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 10.500 | 49.800 | 10.500 | 49.800 | 10.500 | 49.800 | 8.050 | 45.100 |
| SFTWR$(\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d})$ |  | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 7.950 | 24.000 | 7.950 | 24.000 | 7.950 | 24.000 | 6.500 | 22.800 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 7.950 | 24.100 | 7.950 | 24.100 | 7.950 | 24.100 | 6.500 | 22.800 |
| SFTWL (n1, n2, d) |  | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 8.700 | 23.600 | 8.700 | 23.600 | 8.700 | 23.600 | 7.350 | 23.600 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 8.650 | 23.700 | 8.650 | 23.700 | 8.650 | 23.700 | 7.300 | 23.700 |
| BSET (d, n) |  | $\mathrm{n}=1$ | 4.550 | 4.750 | 4.550 | 4.750 | 4.550 | 4.750 | 3.000 | 3.400 |
|  |  | $\mathrm{n}=15$ | 4.550 | 4.750 | 4.550 | 4.750 | 4.550 | 4.750 | 3.000 | 3.500 |
| BRST (d, n) |  | $\mathrm{n}=1$ | 4.600 | 4.750 | 4.600 | 4.750 | 4.600 | 4.750 | 3.000 | 3.400 |
|  |  | $\mathrm{n}=15$ | 4.600 | 4.750 | 4.600 | 4.750 | 4.600 | 4.750 | 3.000 | 3.400 |
| TEST |  | executed | 7.250 | 13.200 | 7.250 | 13.200 | 7.250 | 13.200 | 4.400 | 6.900 |
| DTEST |  | executed | 6.950 | 12.900 | 6.950 | 12.900 | 6.950 | 12.900 | 4.500 | 7.000 |
| BKRST (d, n) |  | $\mathrm{n}=1$ | 7.350 | 11.600 | 7.350 | 11.600 | 7.350 | 11.600 | 4.300 | 5.200 |
|  |  | $\mathrm{n}=96$ | 10.100 | 22.600 | 10.100 | 22.600 | 10.100 | 22.600 | 6.500 | 13.200 |
| SER (s1, s2, d, n) | $\mathrm{n}=1$ | All match | 6.650 | 6.800 | 6.650 | 6.800 | 6.650 | 6.800 | 5.000 | 5.300 |
|  |  | None match | 6.650 | 6.800 | 6.650 | 6.800 | 6.650 | 6.800 | 5.000 | 5.300 |
|  | $\mathrm{n}=96$ | All match | 34.000 | 42.300 | 34.000 | 42.300 | 34.000 | 42.300 | 32.300 | 35.900 |
|  |  | None match | 34.000 | 42.300 | 34.000 | 42.300 | 34.000 | 42.300 | 32.400 | 35.900 |
| $\begin{aligned} & \text { DSER } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | All match | 8.000 | 16.300 | 8.000 | 16.300 | 8.000 | 16.300 | 6.800 | 10.200 |
|  |  | None match | 8.000 | 16.300 | 8.000 | 16.300 | 8.000 | 16.300 | 6.800 | 10.200 |
|  | $\mathrm{n}=96$ | All match | 54.100 | 62.600 | 54.100 | 62.600 | 54.100 | 62.600 | 52.800 | 56.300 |
|  |  | None match | 54.100 | 62.600 | 54.100 | 62.600 | 54.100 | 62.600 | 52.800 | 56.300 |
| DSUM (s, d) |  | $\mathrm{S}=0$ | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 3.700 | 4.100 |
|  |  | s = FFFFFFFFH | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 3.800 | 4.100 |
| DECO (s, d, n) |  | $\mathrm{n}=2$ | 8.850 | 23.000 | 8.850 | 23.000 | 8.850 | 23.000 | 6.000 | 16.400 |
|  |  | $\mathrm{n}=8$ | 13.600 | 36.600 | 13.600 | 36.600 | 13.600 | 36.600 | 8.100 | 15.200 |
| ENCO (s, d, n) | $\mathrm{n}=2$ | M1 $=0 \mathrm{~N}$ | 7.650 | 11.900 | 7.650 | 11.900 | 7.650 | 11.900 | 5.300 | 6.300 |
|  |  | M4 $=0 \mathrm{~N}$ | 7.500 | 11.700 | 7.500 | 11.700 | 7.500 | 11.700 | 5.200 | 6.200 |
|  | $\mathrm{n}=8$ | M1 $=0 \mathrm{~N}$ | 14.600 | 27.800 | 14.600 | 27.800 | 14.600 | 27.800 | 10.400 | 17.900 |
|  |  | M256 = 0 N | 10.600 | 23.700 | 10.600 | 23.700 | 10.600 | 23.700 | 5.700 | 13.300 |
| DIS (s, d, n) |  | $\mathrm{n}=1$ | 6.500 | 14.800 | 6.500 | 14.800 | 6.500 | 14.800 | 5.000 | 10.900 |
|  |  | $\mathrm{n}=4$ | 6.900 | 15.200 | 6.900 | 15.200 | 6.900 | 15.200 | 5.400 | 11.300 |
| UNI (s, d, n) |  | $\mathrm{n}=1$ | 6.800 | 15.100 | 6.800 | 15.100 | 6.800 | 15.100 | 5.500 | 8.900 |
|  |  | $\mathrm{n}=4$ | 7.500 | 15.900 | 7.500 | 15.900 | 7.500 | 15.900 | 6.200 | 9.600 |
| NDIS |  | executed | 4.750 | 18.700 | 4.750 | 18.700 | 4.750 | 18.700 | 11.000 | 16.300 |
| NUNI |  | executed | 4.750 | 18.700 | 4.750 | 18.700 | 4.750 | 18.700 | 10.600 | 16.000 |
| WTOB (s, d, n) |  | $\mathrm{n}=1$ | 6.600 | 14.900 | 6.600 | 14.900 | 6.600 | 14.900 | 5.000 | 6.500 |
|  |  | $\mathrm{n}=96$ | 37.700 | 46.100 | 37.700 | 46.100 | 37.700 | 46.100 | 36.000 | 38.400 |
| BTOW (s, d, n) |  | $\mathrm{n}=1$ | 7.350 | 15.600 | 7.350 | 15.600 | 7.350 | 15.600 | 5.100 | 6.100 |
|  |  | $\mathrm{n}=96$ | 32.100 | 40.500 | 32.100 | 40.500 | 32.100 | 40.500 | 29.900 | 32.000 |
| MAX (s, d, n) |  | $\mathrm{n}=1$ | 8.250 | 24.900 | 8.250 | 24.900 | 8.250 | 24.900 | 4.300 | 6.900 |
|  |  | $\mathrm{n}=96$ | 34.200 | 51.600 | 34.200 | 51.600 | 34.200 | 51.600 | 32.000 | 34.300 |
| MIN (s, d, n) |  | $\mathrm{n}=1$ | 8.250 | 24.800 | 8.250 | 24.800 | 8.250 | 24.800 | 4.400 | 6.800 |
|  |  | $\mathrm{n}=96$ | 34.200 | 51.600 | 34.200 | 51.600 | 34.200 | 51.600 | 30.300 | 34.800 |
| DMAX (s, d, n) |  | $\mathrm{n}=1$ | 6.800 | 34.900 | 6.800 | 34.900 | 6.800 | 34.900 | 4.800 | 14.200 |
|  |  | $\mathrm{n}=96$ | 60.300 | 89.200 | 60.300 | 89.200 | 60.300 | 89.200 | 56.400 | 68.000 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| DMIN (s, d, n) | $\mathrm{n}=1$ | 7.600 | 35.700 | 7.600 | 35.700 | 7.600 | 35.700 | 4.800 | 9.300 |
|  | $\mathrm{n}=96$ | 59.400 | 90.000 | 59.400 | 90.000 | 59.400 | 90.000 | 55.400 | 62.800 |
| $\begin{aligned} & \text { SORT (s1, s2, d1, } \\ & \text { d2, n) } \end{aligned}$ | $\mathrm{n}=1$ | 10.100 | 28.900 | 10.100 | 28.900 | 10.100 | 28.900 | 6.200 | 12.200 |
|  | $\mathrm{n}=96$ | 52.100 | 92.400 | 52.100 | 92.400 | 52.100 | 92.400 | 6.200 | 13.100 |
| $\begin{aligned} & \text { DSORT (s1, s2, } \\ & \text { d1, d2, n) } \end{aligned}$ | $\mathrm{n}=1$ | 9.300 | 29.000 | 9.300 | 29.000 | 9.300 | 29.000 | 6.200 | 10.500 |
|  | $\mathrm{n}=96$ | 43.600 | 89.600 | 43.600 | 89.600 | 43.600 | 89.600 | 6.100 | 10.500 |
| WSUM (s, d, n) | $\mathrm{n}=1$ | 6.700 | 15.000 | 6.700 | 15.000 | 6.700 | 15.000 | 4.800 | 6.200 |
|  | $\mathrm{n}=96$ | 28.900 | 37.100 | 28.900 | 37.100 | 28.900 | 37.100 | 26.900 | 28.700 |
| DWSUM (s, d, n) | $\mathrm{n}=1$ | 8.600 | 26.800 | 8.600 | 26.800 | 8.600 | 26.800 | 5.500 | 7.000 |
|  | $\mathrm{n}=96$ | 56.200 | 74.700 | 56.200 | 74.700 | 56.200 | 74.700 | 53.000 | 56.300 |
| MEAN (s, d, n) | $\mathrm{n}=1$ | 5.850 | 19.800 | 5.850 | 19.800 | 5.850 | 19.800 | 4.300 | 17.300 |
|  | $\mathrm{n}=96$ | 17.300 | 38.200 | 17.300 | 38.200 | 17.300 | 38.200 | 16.000 | 35.500 |
| DMEAN (s, d, n) | $\mathrm{n}=1$ | 6.900 | 23.300 | 6.900 | 23.300 | 6.900 | 23.300 | 5.750 | 21.900 |
|  | $\mathrm{n}=96$ | 29.400 | 49.900 | 29.400 | 49.900 | 29.400 | 49.900 | 29.200 | 48.600 |
| NEXT | - | 1.000 | 1.100 | 1.000 | 1.100 | 1.000 | 1.100 | 0.980 | 1.400 |
| BREAK | - | 4.700 | 25.000 | 4.700 | 25.000 | 4.700 | 25.000 | 21.300 | 17.900 |
| RET | Return to original program | 4.100 | 19.500 | 4.100 | 19.500 | 4.100 | 19.500 | 2.000 | 3.000 |
|  | Return to other program | 4.700 | 16.700 | 4.700 | 16.700 | 4.700 | 16.700 | 2.300 | 4.900 |
| FCALL pn | Internal file pointer | 5.400 | 5.400 | 5.400 | 5.400 | 5.400 | 5.400 | 3.300 | 5.300 |
|  | Common pointer | 7.600 | 30.500 | 7.600 | 30.500 | 7.600 | 30.500 | 4.900 | 6.600 |
| FCALL pn s1 to s5 | - | 50.400 | 62.700 | 50.400 | 62.700 | 50.400 | 62.700 | 19.800 | 23.700 |
| ECALL * pn <br> *: Program name | - | 105.000 | 214.000 | 105.000 | 214.000 | 105.000 | 214.000 | 75.700 | 134.000 |
| ECALL * pn s1 to s5 <br> *: Program name | - | 164.000 | 271.000 | 164.000 | 271.000 | 164.000 | 271.000 | 109.000 | 173.000 |
| EFCALL * pn <br> *: Program name | - | 105.000 | 214.000 | 105.000 | 214.000 | 105.000 | 214.000 | 76.200 | 134.000 |
| EFCALL * pn s1 to s5 <br> *: Program name | - | 164.000 | 271.000 | 164.000 | 271.000 | 164.000 | 271.000 | 90.500 | 170.000 |
| XCALL | - | 5.100 | 6.700 | 5.100 | 6.700 | 5.100 | 6.700 | 3.800 | 6.400 |
| $\begin{aligned} & \text { COM } \\ & \text { CCOM } \end{aligned}$ | When selecting I/O refresh only | 18.100 | 89.100 | 18.100 | 89.100 | 18.100 | 89.100 | 12.800 | 79.000 |
|  | When selecting CC-Link refresh only (master station side) | 33.300 | 132.000 | 33.300 | 132.000 | 33.300 | 132.000 | 24.900 | 119.000 |
|  | When selecting CC-Link refresh only (local station side) | 33.300 | 132.000 | 33.300 | 132.000 | 33.300 | 132.000 | 24.900 | 119.000 |
|  | - When selecting MELSECNET/ H refresh only (Control station side) <br> - When selecting CC-Link IE refresh only (Control station/ Master station side) | 78.600 | 231.000 | 78.600 | 231.000 | 78.600 | 231.000 | 54.000 | 212.000 |
|  | - When selecting MELSECNET/ H refresh only (Normal station side) <br> - When selecting CC-Link IE refresh only (Normal station/ Local station side) | 78.600 | 231.000 | 78.600 | 231.000 | 78.600 | 231.000 | 54.000 | 212.000 |
|  | When selecting intelli auto refresh only | 18.100 | 89.000 | 18.100 | 89.000 | 18.100 | 89.000 | 12.800 | 79.000 |
|  | When selecting I/O outside the group only (Input only) | 15.700 | 71.600 | 15.700 | 71.600 | 15.700 | 71.600 | 8.600 | 76.500 |
|  | When selecting I/O outside the group only (Output only) | 40.200 | 152.000 | 40.200 | 152.000 | 40.200 | 152.000 | 26.300 | 135.000 |
|  | When selecting I/O outside the group only (Both I/O) | 45.800 | 153.000 | 45.800 | 153.000 | 45.800 | 153.000 | 26.100 | 135.000 |
|  | When selecting refresh of multiple CPU high speed transmission area only | - | - | - | - | - | - | - | - |
|  | When selecting communication with peripheral device | 18.200 | 89.000 | 18.200 | 89.000 | 18.200 | 89.000 | 7.250 | 54.300 |
| FIFW | Number of data points $=0$ | 6.100 | 14.200 | 6.100 | 14.200 | 6.100 | 14.200 | 3.700 | 10.100 |
|  | Number of data points = 96 | 6.100 | 14.200 | 6.100 | 14.200 | 6.100 | 14.200 | 3.800 | 5.200 |
| FIFR | Number of data points $=0$ | 7.500 | 15.600 | 7.500 | 15.600 | 7.500 | 15.600 | 4.400 | 5.800 |
|  | Number of data points = 96 | 37.000 | 45.000 | 37.000 | 45.000 | 37.000 | 45.000 | 33.500 | 35.200 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| FPOP | Number of data points $=0$ | 7.600 | 15.600 | 7.600 | 15.600 | 7.600 | 15.600 | 4.400 | 10.800 |
|  | Number of data points = 96 | 7.600 | 15.600 | 7.600 | 15.600 | 7.600 | 15.600 | 4.400 | 10.800 |
| FINS | Number of data points $=0$ | 6.900 | 15.000 | 6.900 | 15.000 | 6.900 | 15.000 | 5.000 | 10.700 |
|  | Number of data points = 96 | 36.600 | 44.700 | 36.600 | 44.700 | 36.600 | 44.700 | 4.400 | 10.900 |
| FDEL | Number of data points $=0$ | 8.000 | 16.100 | 8.000 | 16.100 | 8.000 | 16.100 | 4.900 | 11.300 |
|  | Number of data points $=96$ | 37.300 | 45.500 | 37.300 | 45.500 | 37.300 | 45.500 | 34.200 | 35.900 |
| $\begin{aligned} & \text { FROM } \\ & \text { (d, n1, n2, n3) } \end{aligned}$ | n3 = 1 | 17.400 | 74.700 | 17.400 | 74.700 | 17.400 | 74.700 | 12.100 | 71.300 |
|  | n3 $=1000$ | 406.000 | 498.500 | 406.000 | 498.500 | 406.000 | 498.500 | 402.600 | 495.100 |
| DFRO(d, n1, n2, n3) | n3 = 1 | 19.600 | 85.600 | 19.600 | 85.600 | 19.600 | 85.600 | 14.600 | 81.800 |
|  | n3 $=500$ | 406.000 | 498.500 | 406.000 | 498.500 | 406.000 | 498.500 | 402.600 | 495.100 |
| T0 (s, n1, n2, n3) | n3 $=1$ | 16.400 | 69.600 | 16.400 | 69.600 | 16.400 | 69.600 | 11.700 | 63.400 |
|  | n3 $=1000$ | 381.300 | 471.200 | 381.300 | 471.200 | 381.300 | 471.200 | 375.900 | 464.300 |
| $\begin{aligned} & \text { DT0 } \\ & (\mathrm{s}, \mathrm{n1}, \mathrm{n} 2, \mathrm{n} 3) \end{aligned}$ | n3 $=1$ | 18.600 | 85.100 | 18.600 | 85.100 | 18.600 | 85.100 | 14.200 | 78.500 |
|  | $\mathrm{n} 3=500$ | 381.300 | 471.200 | 381.300 | 471.200 | 381.300 | 471.200 | 375.900 | 464.300 |
| LEDR | No display ==> no display | 1.500 | 7.100 | 1.500 | 7.100 | 1.500 | 7.100 | 5.100 | 5.100 |
|  | LED instruction execution ==> no display | 38.900 | 109.000 | 38.900 | 109.000 | 38.900 | 109.000 | 35.700 | 89.200 |
| BINDA (s, d) | $\mathrm{S}=1$ | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 4.900 | 6.500 |
|  | $\mathrm{S}=-32768$ | 7.800 | 16.200 | 7.800 | 16.200 | 7.800 | 16.200 | 7.200 | 8.700 |
| DBINDA (s, d) | S = 1 | 6.200 | 14.500 | 6.200 | 14.500 | 6.200 | 14.500 | 5.700 | 7.100 |
|  | $\mathrm{S}=-2147483648$ | 11.000 | 19.200 | 11.000 | 19.200 | 11.000 | 19.200 | 10.400 | 12.200 |
| BINHA (s, d) | S = 1 | 5.050 | 13.400 | 5.050 | 13.400 | 5.050 | 13.400 | 4.400 | 5.900 |
|  | s = FFFFH | 5.050 | 13.400 | 5.050 | 13.400 | 5.050 | 13.400 | 4.400 | 5.800 |
| DBINHA (s, d) | S = 1 | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 5.200 | 6.700 |
|  | S = FFFFFFFFH | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 5.100 | 6.500 |
| BCDDA (s, d) | S = 1 | 4.850 | 13.200 | 4.850 | 13.200 | 4.850 | 13.200 | 4.300 | 5.800 |
|  | S = 9999 | 5.300 | 13.600 | 5.300 | 13.600 | 5.300 | 13.600 | 4.700 | 6.100 |
| DBCDDA (s, d) | S = 1 | 5.300 | 13.600 | 5.300 | 13.600 | 5.300 | 13.600 | 4.800 | 6.300 |
|  | S = 99999999 | 6.200 | 14.500 | 6.200 | 14.500 | 6.200 | 14.500 | 5.600 | 7.100 |
| $\operatorname{DABIN}(\mathrm{s}, \mathrm{d})$ | $\mathrm{s}=1$ | 7.000 | 18.500 | 7.000 | 18.500 | 7.000 | 18.500 | 6.500 | 9.000 |
|  | $\mathrm{s}=-32768$ | 6.950 | 18.500 | 6.950 | 18.500 | 6.950 | 18.500 | 6.300 | 8.900 |
| DDABIN (s, d) | $\mathrm{s}=1$ | 9.450 | 21.000 | 9.450 | 21.000 | 9.450 | 21.000 | 9.400 | 12.000 |
|  | $\mathrm{s}=-2147483648$ | 9.450 | 21.000 | 9.450 | 21.000 | 9.450 | 21.000 | 9.100 | 11.600 |
| HABIN (s, d) | $\mathrm{S}=1$ | 5.650 | 17.100 | 5.650 | 17.100 | 5.650 | 17.100 | 4.900 | 7.500 |
|  | S = FFFFH | 5.750 | 17.300 | 5.750 | 17.300 | 5.750 | 17.300 | 5.100 | 8.100 |
| DHABIN(s, d) | $\mathrm{S}=1$ | 6.800 | 18.200 | 6.800 | 18.200 | 6.800 | 18.200 | 6.000 | 8.500 |
|  | S = FFFFFFFFH | 7.100 | 18.600 | 7.100 | 18.600 | 7.100 | 18.600 | 6.300 | 8.900 |
| DABCD ( $\mathrm{s}, \mathrm{d}$ ) | $\mathrm{s}=1$ | 5.650 | 17.200 | 5.650 | 17.200 | 5.650 | 17.200 | 5.000 | 7.500 |
|  | $\mathrm{s}=9999$ | 5.700 | 17.200 | 5.700 | 17.200 | 5.700 | 17.200 | 5.000 | 7.500 |
| $\operatorname{DDABCD}(\mathrm{s}, \mathrm{d})$ | $\mathrm{s}=1$ | 6.850 | 18.300 | 6.850 | 18.300 | 6.850 | 18.300 | 6.200 | 8.800 |
|  | S = 99999999 | 6.850 | 18.300 | 6.850 | 18.300 | 6.850 | 18.300 | 6.200 | 8.800 |
| COMRD | - | 185.000 | 188.000 | 185.000 | 188.000 | 185.000 | 188.000 | 97.300 | 97.400 |
| LEN | 1 character | 4.700 | 16.200 | 4.700 | 16.200 | 4.700 | 16.200 | 4.100 | 6.600 |
|  | 96 characters | 20.600 | 32.900 | 20.600 | 32.900 | 20.600 | 32.900 | 19.800 | 22.400 |
| STR | - | 9.800 | 36.500 | 9.800 | 36.500 | 9.800 | 36.500 | 6.900 | 14.400 |
| DSTR | - | 12.100 | 40.400 | 12.100 | 40.400 | 12.100 | 40.400 | 10.200 | 20.800 |
| VAL | - | 12.200 | 40.900 | 12.200 | 40.900 | 12.200 | 40.900 | 9.800 | 23.900 |
| DVAL | - | 19.400 | 45.600 | 19.400 | 45.600 | 19.400 | 45.600 | 14.000 | 33.100 |
| ESTR | - | 29.700 | 87.800 | 29.700 | 87.800 | 29.700 | 87.800 | 22.100 | 52.400 |
| EVAL | Decimal point format all 2-digit specification | 23.900 | 70.400 | 23.900 | 70.400 | 23.900 | 70.400 | 23.300 | 36.500 |
|  | Exponent format all 6-digit specification | 23.700 | 70.300 | 23.700 | 70.300 | 23.700 | 70.300 | 23.300 | 36.400 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ASC (s, d, n) |  | $\mathrm{n}=1$ | 10.200 | 41.800 | 10.200 | 41.800 | 10.200 | 41.800 | 5.600 | 19.700 |
|  |  | $\mathrm{n}=96$ | 31.900 | 66.600 | 31.900 | 66.600 | 31.900 | 66.600 | 30.200 | 44.700 |
| HEX (s, d, n) |  | $\mathrm{n}=1$ | 8.600 | 43.400 | 8.600 | 43.400 | 8.600 | 43.400 | 7.500 | 23.100 |
|  |  | $\mathrm{n}=96$ | 77.100 | 115.000 | 77.100 | 115.000 | 77.100 | 115.000 | 37.500 | 53.300 |
| RIGHT (s, d, n) |  | $\mathrm{n}=1$ | 10.900 | 29.600 | 10.900 | 29.600 | 10.900 | 29.600 | 7.600 | 11.400 |
|  |  | $\mathrm{n}=96$ | 41.400 | 60.300 | 41.400 | 60.300 | 41.400 | 60.300 | 36.300 | 46.000 |
| $\operatorname{LEFT}$ (s, d, n) |  | $\mathrm{n}=1$ | 10.600 | 29.300 | 10.600 | 29.300 | 10.600 | 29.300 | 6.500 | 16.100 |
|  |  | $\mathrm{n}=96$ | 41.300 | 60.200 | 41.300 | 60.200 | 41.300 | 60.200 | 36.200 | 46.200 |
| MIDR |  | - | 11.700 | 30.600 | 11.700 | 30.600 | 11.700 | 30.600 | 9.500 | 19.100 |
| MIDW |  | - | 12.400 | 24.000 | 12.400 | 24.000 | 12.400 | 24.000 | 10.300 | 18.200 |
| INSTR |  | No match | 22.000 | 38.200 | 22.000 | 38.200 | 22.000 | 38.200 | 19.300 | 29.000 |
|  | Match | Head | 13.300 | 29.600 | 13.300 | 29.600 | 13.300 | 29.600 | 10.300 | 20.000 |
|  |  | End | 21.900 | 38.100 | 21.900 | 38.100 | 21.900 | 38.100 | 51.100 | 60.800 |
| EMOD |  | - | 11.600 | 24.000 | 11.600 | 24.000 | 11.600 | 24.000 | 10.300 | 15.300 |
| EREXP |  | - | 19.700 | 28.000 | 19.700 | 28.000 | 19.700 | 28.000 | 19.300 | 22.300 |
| STRINS (s, d, n) |  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=1$ | 47.000 | 102.000 | 47.000 | 102.000 | 47.000 | 102.000 | 44.300 | 96.700 |
|  |  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=48$ | 70.100 | 134.000 | 70.100 | 134.000 | 70.100 | 134.000 | 58.800 | 112.000 |
| STRDEL (s, d, n) |  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=1$ | 46.400 | 93.600 | 46.400 | 93.600 | 46.400 | 93.600 | 39.000 | 78.100 |
|  |  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=48$ | 44.500 | 70.600 | 44.500 | 70.600 | 44.500 | 70.600 | 36.000 | 69.200 |
| SIN |  | single precision | 6.400 | 13.900 | 6.400 | 13.900 | 6.400 | 13.900 | 4.500 | 9.900 |
| COS |  | single precision | 6.100 | 13.500 | 6.100 | 13.500 | 6.100 | 13.500 | 4.300 | 8.200 |
| TAN |  | single precision | 8.300 | 15.000 | 8.300 | 15.000 | 8.300 | 15.000 | 5.100 | 7.200 |
| ASIN |  | single precision | 7.300 | 15.600 | 7.300 | 15.600 | 7.300 | 15.600 | 6.100 | 13.700 |
| ACOS |  | single precision | 8.100 | 16.500 | 8.100 | 16.500 | 8.100 | 16.500 | 6.800 | 11.100 |
| ATAN |  | single precision | 5.350 | 12.000 | 5.350 | 12.000 | 5.350 | 12.000 | 4.000 | 6.900 |
| SIND |  | double precision | 13.400 | 51.300 | 13.400 | 51.300 | 13.400 | 51.300 | 9.600 | 26.000 |
| COSD |  | double precision | 14.700 | 51.700 | 14.700 | 51.700 | 14.700 | 51.700 | 10.000 | 26.900 |
| TAND |  | double precision | 17.400 | 54.400 | 17.400 | 54.400 | 17.400 | 54.400 | 11.400 | 25.300 |
| ASIND |  | double precision | 22.600 | 60.300 | 22.600 | 60.300 | 22.600 | 60.300 | 12.100 | 30.800 |
| ACOSD |  | double precision | 19.700 | 60.000 | 19.700 | 60.000 | 19.700 | 60.000 | 11.700 | 28.000 |
| ATAND |  | double precision | 15.000 | 51.800 | 15.000 | 51.800 | 15.000 | 51.800 | 9.700 | 22.000 |
| RAD |  | single precision | 3.200 | 10.300 | 3.200 | 10.300 | 3.200 | 10.300 | 2.500 | 4.800 |
| RADD |  | double precision | 5.200 | 43.100 | 5.200 | 43.100 | 5.200 | 43.100 | 4.100 | 16.400 |
| DEG |  | single precision | 3.200 | 11.500 | 3.200 | 11.500 | 3.200 | 11.500 | 2.500 | 4.700 |
| DEGD |  | double precision | 5.150 | 43.800 | 5.150 | 43.800 | 5.150 | 43.800 | 5.000 | 18.100 |
| SQR |  | single precision | 3.900 | 12.300 | 3.900 | 12.300 | 3.900 | 12.300 | 3.500 | 9.300 |
| SQRD |  | double precision | 7.000 | 45.700 | 7.000 | 45.700 | 7.000 | 45.700 | 5.700 | 25.400 |
| $\operatorname{EXP}(\mathrm{s}, \mathrm{d})$ | single precision | $s=-10$ | 6.350 | 13.800 | 6.350 | 13.800 | 6.350 | 13.800 | 4.000 | 13.000 |
|  |  | $s=1$ | 6.350 | 13.800 | 6.350 | 13.800 | 6.350 | 13.800 | 4.000 | 13.000 |
| $\operatorname{EXPD}(\mathrm{s}, \mathrm{d})$ | double precision | $\mathrm{S}=-10$ | 15.800 | 52.700 | 15.800 | 52.700 | 15.800 | 52.700 | 8.800 | 27.600 |
|  |  | $\mathrm{s}=1$ | 15.400 | 52.500 | 15.400 | 52.500 | 15.400 | 52.500 | 8.500 | 27.300 |
| LOG (s, d) | single precision | $\mathrm{S}=1$ | 5.800 | 14.900 | 5.800 | 14.900 | 5.800 | 14.900 | 4.100 | 8.100 |
|  |  | $s=10$ | 7.450 | 16.500 | 7.450 | 16.500 | 7.450 | 16.500 | 6.200 | 10.300 |
| LOGD (s, d) | double precision | $\mathrm{S}=1$ | 11.000 | 48.900 | 11.000 | 48.900 | 11.000 | 48.900 | 9.500 | 28.300 |
|  |  | $\mathrm{s}=10$ | 12.600 | 51.300 | 12.600 | 51.300 | 12.600 | 51.300 | 11.100 | 29.900 |
| RND |  | - | 1.950 | 5.450 | 1.950 | 5.450 | 1.950 | 5.450 | 1.200 | 2.300 |
| SRND |  | - | 2.750 | 4.550 | 2.750 | 4.550 | 2.750 | 4.550 | 1.400 | 2.400 |
| BSQR (s, d) |  | $\mathrm{S}=0$ | 2.500 | 6.800 | 2.500 | 6.800 | 2.500 | 6.800 | 1.800 | 3.300 |
|  |  | S = 9999 | 6.400 | 15.500 | 6.400 | 15.500 | 6.400 | 15.500 | 5.100 | 8.800 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| BDSQR (s, d) | $\mathrm{s}=0$ |  | 2.600 | 6.050 | 2.600 | 6.050 | 2.600 | 6.050 | 1.900 | 3.700 |
|  | S = 99999999 |  | 8.450 | 17.600 | 8.450 | 17.600 | 8.450 | 17.600 | 7.500 | 10.900 |
| BSIN | - |  | 11.500 | 32.800 | 11.500 | 32.800 | 11.500 | 32.800 | 8.700 | 20.200 |
| BCOS | - |  | 10.400 | 32.500 | 10.400 | 32.500 | 10.400 | 32.500 | 7.800 | 14.400 |
| BTAN | - |  | 12.100 | 33.700 | 12.100 | 33.700 | 12.100 | 33.700 | 9.000 | 17.000 |
| BASIN | - |  | 13.300 | 32.800 | 13.300 | 32.800 | 13.300 | 32.800 | 12.200 | 15.100 |
| BACOS | - |  | 13.400 | 33.700 | 13.400 | 33.700 | 13.400 | 33.700 | 13.100 | 14.900 |
| BATAN | - |  | 12.600 | 31.400 | 12.600 | 31.400 | 12.600 | 31.400 | 11.400 | 15.700 |
| POW (s1, s2, d) | single precision | $\begin{aligned} & s 1=12.3 \mathrm{E}+5 ; \\ & \mathrm{s} 2=3.45 \mathrm{E}+0 \end{aligned}$ | 12.200 | 22.100 | 12.200 | 22.100 | 12.200 | 22.100 | 8.950 | 19.500 |
| POWD (s1, s2, d) | double precision | $\begin{aligned} & s 1=12.3 \mathrm{E}+5 ; \\ & \mathrm{s} 2=3.45 \mathrm{E}+0 \end{aligned}$ | 27.300 | 61.000 | 27.300 | 61.000 | 27.300 | 61.000 | 19.400 | 55.200 |
| LOG10 | single precision |  | 8.200 | 16.500 | 8.200 | 16.500 | 8.200 | 16.500 | 5.950 | 14.800 |
| LOG10D | double precision |  | 15.100 | 48.000 | 15.100 | 48.000 | 15.100 | 48.000 | 12.400 | 46.500 |
| LIMIT | - |  | 5.350 | 5.500 | 5.350 | 5.500 | 5.350 | 5.500 | 5.200 | 5.400 |
| DLIMIT | - |  | 6.000 | 6.150 | 6.000 | 6.150 | 6.000 | 6.150 | 5.700 | 5.900 |
| BAND | - |  | 5.450 | 12.400 | 5.450 | 12.400 | 5.450 | 12.400 | 5.400 | 6.300 |
| DBAND | - |  | 6.050 | 11.900 | 6.050 | 11.900 | 6.050 | 11.900 | 5.800 | 6.900 |
| ZONE | - |  | 6.250 | 10.700 | 6.250 | 10.700 | 6.250 | 10.700 | 5.200 | 11.100 |
| DZONE | - |  | 6.000 | 11.900 | 6.000 | 11.900 | 6.000 | 11.900 | 5.700 | 10.800 |
| SCL (s1, s2, d) | SM750 = ON | Point No. 1 < s1 < Point No. 2 | 14.900 | 50.100 | 14.900 | 50.100 | 14.900 | 50.100 | 14.700 | 48.000 |
|  |  | Point No. 9 < s1 < Point No. 10 | 15.800 | 50.900 | 15.800 | 50.900 | 15.800 | 50.900 | 19.600 | 50.400 |
|  | SM750 = 0FF | Point No. 1 < s1 < Point No. 2 | 13.900 | 53.100 | 13.900 | 53.100 | 13.900 | 53.100 | 13.700 | 51.000 |
|  |  | Point No. 9 < s1 < Point No. 10 | 16.600 | 56.600 | 16.600 | 56.600 | 16.600 | 56.600 | 20.400 | 56.200 |
| DSCL (s1, s2, d) | SM750 = ON | Point No. 1 < s1 < Point No. 2 | 13.400 | 52.400 | 13.400 | 52.400 | 13.400 | 52.400 | 12.800 | 50.300 |
|  |  | Point No. 9 < s1 < Point No. 10 | 14.200 | 54.100 | 14.200 | 54.100 | 14.200 | 54.100 | 17.300 | 53.500 |
|  | SM750 = 0FF | Point No. 1 < s1 < Point No. 2 | 12.300 | 53.200 | 12.300 | 53.200 | 12.300 | 53.200 | 11.500 | 51.100 |
|  |  | Point No. 9 < s1 < Point No. 10 | 15.000 | 57.600 | 15.000 | 57.600 | 15.000 | 57.600 | 18.100 | 57.100 |
| SCL2 (s1, s2, d) | SM750 = ON | Point No. 1 < s1 < Point No. 2 | 14.200 | 53.300 | 14.200 | 53.300 | 14.200 | 53.300 | 13.200 | 51.200 |
|  |  | Point No. 9 < s1 < Point No. 10 | 14.900 | 55.000 | 14.900 | 55.000 | 14.900 | 55.000 | 18.000 | 54.500 |
|  | SM750 = 0FF | Point No. 1 < s1 < Point No. 2 | 15.000 | 53.500 | 15.000 | 53.500 | 15.000 | 53.500 | 14.000 | 51.300 |
|  |  | Point No. 9 < s 1 < Point No. 10 | 16.300 | 56.400 | 16.300 | 56.400 | 16.300 | 56.400 | 19.300 | 55.800 |
| DSCL2 (s1, s2, d) | SM750 = ON | Point No. 1 < s1 < Point No. 2 | 13.400 | 52.700 | 13.400 | 52.700 | 13.400 | 52.700 | 13.100 | 50.500 |
|  |  | Point No. 9 < s1 < Point No. 10 | 14.200 | 54.300 | 14.200 | 54.300 | 14.200 | 54.300 | 18.100 | 53.700 |
|  | SM750 = 0FF | Point No. 1 < s1 < Point No. 2 | 12.300 | 53.200 | 12.300 | 53.200 | 12.300 | 53.200 | 12.100 | 51.000 |
|  |  | Point No. 9 < s1 < Point No. 10 | 15.000 | 57.600 | 15.000 | 57.600 | 15.000 | 57.600 | 18.900 | 57.100 |
| RSET |  | Standard RAM | 6.800 | 26.900 | 6.800 | 26.900 | 6.800 | 26.900 | 3.000 | 16.400 |
|  |  | SRAM card | - | - | - | - | - | - | 3.000 | 16.400 |
| QDRSET |  | card to standard RAM | - | - | - | - | - | - | 230.000 | 327.000 |
|  |  | ard RAM to SRAM card | - | - | - | - | - | - | 997.000 | $\begin{gathered} 1.066 .0 \\ 00 \end{gathered}$ |
| QCDSET |  | card to standard ROM | - | - | - | - | - | - | 525.000 | 690.000 |
|  |  | ard ROM to SRAM card | - | - | - | - | - | - | 490.000 | 655.000 |
| DATERD |  | - | 5.600 | 27.800 | 5.600 | 27.800 | 5.600 | 27.800 | 5.100 | 14.700 |
| DATEWR |  | - | 7.800 | 42.100 | 7.800 | 42.100 | 7.800 | 42.100 | 7.100 | 23.000 |
| DATE + |  | No digit increase | 14.200 | 41.200 | 14.200 | 41.200 | 14.200 | 41.200 | 6.500 | 13.100 |
|  |  | Digit increase | 14.200 | 41.200 | 14.200 | 41.200 | 14.200 | 41.200 | 5.700 | 21.200 |
| DATE - |  | No digit increase | 15.100 | 41.200 | 15.100 | 41.200 | 15.100 | 41.200 | 6.500 | 11.500 |
|  |  | Digit increase | 15.100 | 41.200 | 15.100 | 41.200 | 15.100 | 41.200 | 5.700 | 17.200 |
| SECOND |  | - | 5.800 | 20.500 | 5.800 | 20.500 | 5.800 | 20.500 | 2.600 | 5.900 |
| HOUR |  | - | 6.200 | 22.500 | 6.200 | 22.500 | 6.200 | 22.500 | 3.000 | 5.300 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| LDDT $=$ | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 8.200 | 25.500 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ANDDT= | not executed |  | 0.480 | 0.320 | 0.240 | 0.160 |  |  |  |  |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ORDT $=$ | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDDT <> | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ANDDT<> | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ORDT<> | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDDT> | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ANDDT> | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.200 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.200 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ORDT> | not executed |  |  | 0.480 | 0.320 | 0.240 | 0.160 |  |  |  |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.400 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.400 | 23.300 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDDT<= | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ANDDT<= |  | not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ORDT<= | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDDT< | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ANDDT< | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ORDT< | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDDT>= | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ANDDT>= | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
| ORDT>= | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified date | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  | Comparison of current date | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDTM $=$ | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
| ANDTM $=$ |  | not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ORTM $=$ |  | not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDTM<> | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
| ANDTM<> | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
| ORTM<> | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDTM> | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
| ANDTM> | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
| ORTM> | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDTM<= | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
| ANDTM<= | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
| ORTM $<=$ |  | not executed |  | 0.480 |  | 0.320 |  | 0.240 | 0.160 |  |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| LDTM< | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
| ANDTM< | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
| ORTM< | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
| LDTM>= | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
| ANDTM $>=$ | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
| ORTM $>=$ | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | Comparison of specified time | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  | Comparison of current time | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
| S.DATERD |  | - | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 | 7.500 | 23.400 |
| S.DATE + |  | No digit increase | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 9.100 | 23.400 |
|  |  | Digit increase | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 8.900 | 22.200 |
| S.DATE - |  | No digit increase | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 | 9.000 | 22.200 |
|  |  | Digit increase | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 | 9.800 | 22.100 |
| PSTOP |  | - | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 | 61.400 | 84.500 |
| POFF |  | - | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 | 121.000 | 246.000 |
| PSCAN |  | - | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 | 126.000 | 232.000 |
| WDT |  | - | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 | 1.300 | 3.000 |
| DUTY |  | - | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 | 4.900 | 24.300 |
| TIMCHK |  | - | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 | 7.400 | 23.300 |
| ZRRDB |  | File register of standard RAM | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 2.400 | 2.600 |
|  |  | File register of SRAM card | - | - | - | - | - | - | 2.500 | 2.800 |
| ZRWRB |  | File register of standard RAM | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 | 3.100 | 3.300 |
|  |  | File register of SRAM card | - | - | - | - | - | - | 3.300 | 3.600 |
| ADRSET |  | - | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 | 4.200 | 4.900 |
| ZPUSH |  | - | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 | 6.900 | 14.000 |
| ZPOP |  | - | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 | 7.500 | 12.500 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UJCPU |  | Q02UJCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| S.ZCOM | When mounting CC-Link module (master station side) |  | 29.400 | 91.700 | 29.400 | 91.700 | 29.400 | 91.700 | 20.600 | 55.000 |
|  | When mounting CC-Link module (local station side) |  | 29.500 | 91.600 | 29.500 | 91.600 | 29.500 | 91.600 | 20.600 | 66.100 |
|  | When MELSECNET/H module or CC-Link IE module is mounted (Control station/Master station side) |  | 79.900 | 214.000 | 79.900 | 214.000 | 79.900 | 214.000 | 102.000 | 180.000 |
|  | When MELSECNET/H module or CC-Link IE module is mounted (Normal station/Local station side) |  | 79.900 | 214.000 | 79.900 | 214.000 | 79.900 | 214.000 | 55.600 | 168.100 |
| S.RTREAD |  | - | 9.200 | 57.700 | 9.200 | 57.700 | 9.200 | 57.700 | 6.700 | 33.500 |
| S.RTWRITE |  | - | 10.900 | 67.100 | 10.900 | 67.100 | 10.900 | 67.100 | 8.300 | 26.000 |
| UNIRD (n1, d, n2) |  | $\mathrm{n} 2=1$ | 6.000 | 33.100 | 6.000 | 33.100 | 6.000 | 33.100 | 4.000 | 29.100 |
|  | $\mathrm{n} 2=16$ |  | 16.500 | 43.600 | 16.500 | 43.600 | 16.500 | 43.600 | 12.500 | 37.600 |
| TYPERD |  |  | 48.50 | 141.30 | 43.50 | 139.90 | 43.40 | 139.80 | 32.40 | 134.20 |
| TRACE |  | Start | 174.000 | 174.000 | 174.000 | 174.000 | 174.000 | 174.000 | 96.600 | 103.000 |
| TRACER |  | - | 5.100 | 15.500 | 5.100 | 15.500 | 5.100 | 15.500 | 3.800 | 13.600 |
| RBMOV (s, d, n) | When standard RAM is used | 1 point | - | - | 12.200 | 34.900 | 12.200 | 34.900 | 9.400 | 31.300 |
|  |  | 1000 points | - | - | 121.500 | 145.100 | 121.500 | 145.100 | 118.500 | 141.300 |
|  | When SRAM card is used | 1 point | - | - | - | - | - | - | 9.400 | 31.400 |
|  |  | 1000 points | - | - | - | - | - | - | 178.500 | 201.300 |
| SP.FWRITE |  | - | - | - | - | - | - | - | 9.200 | 12.100 |
| SP.FREAD |  | - | - | - | - | - | - | - | 489.000 | 544.000 |
| SP.DEVST |  | - | - | - | - | - | - | - | 87.000 | 144.000 |
| S.DEVLD |  | - | - | - | - | - | - | - | 127.000 | 140.000 |
| $\begin{aligned} & \text { S.TO } \\ & \text { (n1, n2, n3, n4, d) } \end{aligned}$ | $\begin{aligned} & \text { Writing to host } \\ & \text { CPU shared } \\ & \text { memory } \end{aligned}$ | $\mathrm{n4}=1$ | 64.600 | 78.100 | 64.600 | 78.100 | 64.600 | 78.100 | 64.600 | 78.100 |
|  |  | $\mathrm{n4}=320$ | 115.000 | 126.000 | 115.000 | 126.000 | 115.000 | 126.000 | 154.000 | 126.000 |
| T0 (n1, n2, s, n3) | Writing to host CPU shared memory | n3 $=1$ | 12.700 | 62.200 | 12.700 | 62.200 | 12.700 | 62.200 | 8.300 | 58.200 |
|  |  | n3 $=320$ | 63.500 | 112.300 | 63.500 | 112.300 | 63.500 | 112.300 | 56.200 | 107.800 |
| $\begin{aligned} & \text { DTO } \\ & \text { (n1, n2, s, n3) } \end{aligned}$ | Writing to hostCPU sharedmemory | n3 $=1$ | 13.500 | 62.300 | 13.500 | 62.300 | 13.500 | 62.300 | 8.600 | 58.300 |
|  |  | n3 $=320$ | 112.900 | 160.800 | 112.900 | 160.800 | 112.900 | 160.800 | 106.800 | 157.300 |
| $\begin{aligned} & \text { FROM } \\ & \text { (n1, n2, d, n3) } \end{aligned}$ | Reading fromhost CPUsharedmemory | n3 $=1$ | 12.100 | 58.700 | 12.100 | 58.700 | 12.100 | 58.700 | 8.400 | 52.600 |
|  |  | n3 $=320$ | 56.000 | 101.700 | 56.000 | 101.700 | 56.000 | 101.700 | 51.700 | 96.600 |
|  | Reading from other CPU shared memory | n3 $=1$ | 24.400 | 82.900 | 24.400 | 82.900 | 24.400 | 82.900 | 16.600 | 37.000 |
|  |  | n3 $=320$ | 152.000 | 243.000 | 152.000 | 243.000 | 152.000 | 243.000 | 153.000 | 185.000 |
|  |  | $\mathrm{n} 3=1000$ | 418.000 | 518.000 | 418.000 | 518.000 | 418.000 | 518.000 | 432.000 | 485.000 |
| $\begin{aligned} & \text { DFRO } \\ & \text { (n1, n2, d, n3) } \end{aligned}$ | Reading from <br> host CPU <br> shared <br> memory | n3 $=1$ | 12.100 | 58.700 | 12.100 | 58.700 | 12.100 | 58.700 | 8.800 | 53.400 |
|  |  | $n 3=320$ | 97.400 | 143.700 | 97.400 | 143.700 | 97.400 | 143.700 | 94.900 | 139.600 |
|  | Reading from other CPU shared memory | n3 $=1$ | 24.800 | 94.200 | 24.800 | 94.200 | 24.800 | 94.200 | 16.600 | 47.300 |
|  |  | n3 $=320$ | 276.000 | 367.000 | 276.000 | 367.000 | 276.000 | 367.000 | 278.000 | 339.000 |
|  |  | n3 $=1000$ | 799.000 | 892.000 | 799.000 | 892.000 | 799.000 | 892.000 | 841.000 | 892.000 |

Tab. A-22: Processing times for instructions other than subset instructions for Universal model QCPU (1)

NOTE $\quad$ For the instructions for which a leading edge instruction $(\square P)$ is not described, the processing time is the same as an ON execution instruction.
Example: WORDP instruction, TOP instruction etc.

- Q03UD(E)JCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| $\begin{array}{\|l} \hline \text { ANB } \\ \text { ORB } \\ \text { MPS } \\ \text { MRD } \\ \text { MPP } \end{array}$ | - |  |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |  |
| INV | not executed |  |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |  |
|  |  | executed |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { MEP } \\ & \text { MEF } \end{aligned}$ | not executed |  |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |  |
|  | executed |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { EGP } \\ & \text { EGF } \end{aligned}$ | not executed |  |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |  |
|  | executed |  |  |  |  |  |  |  |  |  |  |
| PLS | - |  |  | 1.300 | 1.600 | 0.890 | 1.100 | 0.890 | 1.100 | 0.890 | 1.100 |
| PLF | - |  |  | 1.500 | 1.600 | 0.940 | 1.200 | 0.940 | 1.200 | 0.940 | 1.200 |
| FF | not executed |  |  |  | 0.040 |  | 0.0185 |  | 0.0185 |  | 0.0185 |
|  | executed |  |  | 1.200 | 1.500 | 0.790 | 0.910 | 0.790 | 0.910 | 0.790 | 0.910 |
| DELTA | not executed |  |  |  | 0.040 |  | 0.0185 |  | 0.0185 |  | 0.0185 |
|  | executed |  |  | 2.800 | 3.600 | 2.400 | 3.200 | 2.400 | 3.200 | 2.400 | 3.200 |
| SFT | not executed |  |  |  | 0.040 |  | 0.0185 |  | 0.0185 |  | 0.0185 |
|  | executed |  |  | 1.600 | 3.300 | 1.100 | 2.700 | 1.100 | 2.700 | 1.100 | 2.700 |
| MC | - |  |  |  | 0.040 |  | 0.0185 |  | 0.0185 |  | 0.0185 |
| MCR | - |  |  |  | 0.040 |  | 0.0185 |  | 0.0185 |  | 0.0185 |
| $\begin{array}{\|l} \text { FEND } \\ \text { END } \end{array}$ | error check performed |  |  | 108.000 | 130.000 | 75.800 | 89.300 | 75.800 | 89.300 | 75.800 | 89.300 |
|  | no error check performed |  |  | 107.000 | 124.000 | 75.800 | 89.800 | 75.800 | 89.800 | 75.800 | 89.800 |
| $\begin{array}{\|l\|} \hline \text { NOP } \\ \text { NOPLF } \\ \text { PAGE } \end{array}$ | - |  |  |  | 0.020 |  | 0.0095 |  | 0.0095 |  | 0.0095 |
| LDE= | single precision | continuity |  | 3.700 | 4.700 | 3.300 | 4.300 | 3.300 | 4.300 | 3.300 | 4.300 |
|  |  | no continuity |  | 3.800 | 5.000 | 3.400 | 4.500 | 3.400 | 4.500 | 3.400 | 4.500 |
| ANDE= | single precision | not executed |  |  |  |  |  |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.300 | 5.800 | 3.000 | 5.100 | 3.000 | 5.100 | 3.000 | 5.100 |
| ORE $=$ | single precision | not executed |  | 3.500 | 5.600 | 3.000 | 5.200 | 3.000 | 5.200 | 3.000 | 5.200 |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.600 | 4.500 | 3.200 | 4.200 |  |  |  |  |
| LDE<> | single precision | continuity |  | 3.500 | 4.800 | 3.200 | 4.300 |  |  |  |  |
|  |  | no continuity |  | 4.000 | 4.700 | 3.600 | 4.200 |  | 0.0285 |  | 0.0285 |
| ANDE<> | single precision | not executed |  | 3.900 | 4.500 | 3.500 | 4.000 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.300 | 5.100 | 3.000 | 4.800 |  |  |  |  |
| ORE< > | single precision | not executednot executed |  | 3.500 | 5.000 | 3.100 | 4.600 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.600 | 6.000 | 3.300 | 5.500 |  |  |  |  |
| LDE> | single precision | continuity |  | 3.500 | 5.800 | 3.100 | 5.300 |  |  |  |  |
|  |  | no continuity |  | 3.800 | 5.000 | 3.300 | 4.600 |  | 0.0285 |  | 0.0285 |
| ANDE> | single precision | not executed |  | 3.700 | 4.900 | 3.300 | 4.400 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.500 | 4.700 | 3.100 | 4.200 |  |  |  |  |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ORE> | single precision | not executed |  | 3.600 | 4.500 | 3.100 | 4.000 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.600 | 5.100 | 3.300 | 4.600 |  |  |  |  |
| LDE<= | single precision | continuity |  | 3.500 | 4.800 | 3.200 | 4.500 |  |  |  |  |
|  |  | no continuity |  | 3.800 | 5.600 | 3.400 | 5.200 |  | 0.0285 |  | 0.0285 |
| ANDE<= | single precision | not executed |  | 3.800 | 5.600 | 3.400 | 5.100 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.200 | 4.600 | 2.800 | 4.200 |  |  |  |  |
| ORE<= | single precision | not executed |  | 3.500 | 5.000 | 3.100 | 4.500 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.700 | 5.800 | 3.400 | 5.400 |  |  |  |  |
| LDE< | single precision | continuity |  | 3.800 | 5.700 | 3.300 | 5.300 |  |  |  |  |
|  |  | no continuity |  | 4.000 | 5.400 | 3.500 | 4.900 |  | 0.0285 |  | 0.0285 |
| ANDE< | single precision | not executed |  | 4.000 | 5.200 | 3.500 | 4.900 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.400 | 4.600 | 3.000 | 4.200 |  |  |  |  |
| ORE< | single precision | not executed |  | 3.500 | 4.900 | 3.100 | 4.400 |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.600 | 5.200 | 3.300 | 4.900 |  |  |  |  |
| LDE>= | single precision | continuity |  | 3.800 | 6.000 | 3.300 | 5.500 |  | 0.0285 |  | 0.0285 |
|  |  | no continuity |  | 3.800 | 5.900 | 3.400 | 5.400 |  |  |  |  |
| ANDE>= | single precision | not executed |  |  | 0.060 | 0.0285 | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | executed | continuity | 3.200 | 4.800 | 2.900 | 4.600 |  |  |  |  |
|  |  |  | no continuity | 3.500 | 5.400 | 3.100 | 5.100 |  |  |  |  |
| ORE>= | single precision | not executed |  |  | 0.060 | 0.0285 | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | executed | continuity | 3.600 | 5.200 | 3.300 | 4.700 |  |  |  |  |
|  |  |  | no continuity | 3.500 | 5.200 | 3.200 | 4.700 |  |  |  |  |
| LDED= | double precision | continuity |  | 4.100 | 7.700 | 3.500 | 7.200 | 3.500 | 7.200 | 3.500 | 7.200 |
|  |  | no continuity |  | 4.300 | 8.100 | 3.800 | 7.400 | 3.800 | 7.400 | 3.800 | 7.400 |
| ANDED= | double precision | not executed |  |  |  |  |  |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.600 | 7.600 | 3.200 | 7.000 | 3.200 | 7.000 | 3.200 | 7.000 |
| ORED= | double precision | not executed |  | 3.900 | 7.700 | 3.400 | 7.400 | 3.400 | 7.400 | 3.400 | 7.400 |
|  |  |  | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | executed | no continuity | 3.800 | 8.800 | 3.400 | 8.300 | 3.400 | 8.300 | 3.400 | 8.300 |
| LDED<> | double precision | continuity |  | 4.000 | 9.300 | 3.700 | 8.800 | 3.700 | 8.800 | 3.700 | 8.800 |
|  |  | no continuity |  | 4.400 | 8.200 | 3.900 | 7.700 | 3.900 | 7.700 | 3.900 | 7.700 |
| ANDED<> | double precision | not executed |  | 4.100 | 7.900 | 3.500 | 7.500 | 3.500 | 7.500 | 3.500 | 7.500 |
|  |  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  |  | no continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| ORED<> | double precision | not executed |  | 3.800 | 7.600 | 3.300 | 7.200 | 3.300 | 7.200 | 3.300 | 7.200 |
|  |  | executed | continuity | 3.800 | 7.700 | 3.400 | 7.300 | 3.400 | 7.300 | 3.400 | 7.300 |
|  |  |  | no continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| LDED> | double precision | continuity |  | 4.100 | 9.300 | 3.700 | 8.900 | 3.700 | 8.900 | 3.700 | 8.900 |
|  |  | no continuity |  | 3.800 | 8.900 | 3.400 | 8.400 | 3.400 | 8.400 | 3.400 | 8.400 |
| ANDED> | double precision | not executed |  | 4.300 | 8.100 | 3.800 | 7.500 | 3.800 | 7.500 | 3.800 | 7.500 |
|  |  | executed | continuity | 4.100 | 7.800 | 3.500 | 7.200 | 3.500 | 7.200 | 3.500 | 7.200 |
|  |  |  | no continuity |  |  |  |  |  |  |  |  |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ORED> | double precision | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | continuity | 3.800 | 7.700 | 3.300 | 7.300 | 3.300 | 7.300 | 3.300 | 7.300 |
|  |  |  | no continuity | 4.000 | 7.900 | 3.500 | 7.500 | 3.500 | 7.500 | 3.500 | 7.500 |
| LDED<= | double precision | continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | no continuity |  | 4.100 | 9.300 | 3.700 | 8.800 | 3.700 | 8.800 | 3.700 | 8.800 |
| ANDED<= | double precision | not executed |  | 4.100 | 9.300 | 3.700 | 8.800 | 3.700 | 8.800 | 3.700 | 8.800 |
|  |  | executed | continuity | 4.000 | 8.000 | 3.500 | 7.400 | 3.500 | 7.400 | 3.500 | 7.400 |
|  |  |  | no continuity | 4.100 | 9.400 | 3.600 | 8.800 | 3.600 | 8.800 | 3.600 | 8.800 |
| ORED<= | not executed |  |  |  |  |  |  |  |  |  |  |
|  | double precision | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.800 | 7.700 | 3.300 | 7.200 | 3.300 | 7.200 | 3.300 | 7.200 |
| LDED< | double precision | continuity |  | 4.300 | 8.300 | 3.800 | 7.600 | 3.800 | 7.600 | 3.800 | 7.600 |
|  |  | no continuity |  | 3.700 | 7.900 | 3.500 | 7.400 | 3.500 | 7.400 | 3.500 | 7.400 |
| ANDED< | double precision | not executed |  |  |  |  |  |  |  |  |  |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | no continuity | 3.800 | 7.800 | 3.300 | 7.300 | 3.300 | 7.300 | 3.300 | 7.300 |
| ORED< | double precision | not executed |  | 3.900 | 7.900 | 3.400 | 3.900 | 3.400 | 3.900 | 3.400 | 3.900 |
|  |  | executed | continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  | executed | no continuity | 4.100 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
| LDED>= | double precision | continuity |  | 4.000 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
|  |  | no continuity |  | 4.100 | 9.600 | 3.600 | 9.000 | 3.600 | 9.000 | 3.600 | 9.000 |
| ANDED>= | double precision | not executed |  | 4.100 | 9.600 | 3.600 | 8.900 | 3.600 | 8.900 | 3.600 | 8.900 |
|  |  | executed | continuity |  |  |  |  |  |  |  |  |
|  |  |  | no continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| ORED>= | double precision | not executed |  | 3.800 | 7.900 | 3.400 | 7.400 | 3.400 | 7.400 | 3.400 | 7.400 |
|  |  | executed | continuity | 3.900 | 8.100 | 3.400 | 7.500 | 3.400 | 7.500 | 3.400 | 7.500 |
|  |  | executed | no continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| LD\$= | continuity |  |  | 4.100 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
|  | no continuity |  |  | 4.000 | 7.200 | 3.600 | 6.600 | 3.600 | 6.600 | 3.600 | 6.600 |
| AND\$= | not executed |  |  | 5.300 | 8.900 | 4.700 | 8.100 | 4.700 | 8.100 | 4.700 | 8.100 |
|  | executed | continuity |  | 4.700 | 9.000 | 4.200 | 8.200 | 4.200 | 8.200 | 4.200 | 8.200 |
|  |  | no continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| OR\$= | not executed |  |  | 4.400 | 6.800 | 3.900 | 6.400 | 3.900 | 6.400 | 3.900 | 6.400 |
|  | executed | continuity |  | 4.500 | 6.700 | 4.000 | 6.300 | 4.000 | 6.300 | 4.000 | 6.300 |
|  |  | no continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| LD\$<> | continuity |  |  | 5.100 | 8.200 | 4.200 | 7.600 | 4.200 | 7.600 | 4.200 | 7.600 |
|  | no continuity |  |  | 5.000 | 8.100 | 4.000 | 7.200 | 4.000 | 7.200 | 4.000 | 7.200 |
| AND\$<> | not executed |  |  | 4.800 | 8.100 | 4.300 | 7.500 | 4.300 | 7.500 | 4.300 | 7.500 |
|  | executed | continuity |  | 4.700 | 8.400 | 4.200 | 7.800 | 4.200 | 7.800 | 4.200 | 7.800 |
|  |  | no continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| OR\$<> | not executed |  |  | 4.300 | 5.500 | 4.100 | 5.100 | 4.100 | 5.100 | 4.100 | 5.100 |
|  | executed | continuity |  | 4.500 | 5.900 | 4.400 | 5.400 | 4.400 | 5.400 | 4.400 | 5.400 |
|  |  | no continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| LD\$> | continuity |  |  | 5.200 | 7.300 | 4.100 | 6.700 | 4.100 | 6.700 | 4.100 | 6.700 |
|  | no continuity |  |  | 5.100 | 7.200 | 4.100 | 6.700 | 4.100 | 6.700 | 4.100 | 6.700 |
| AND\$> | not executed |  |  | 4.800 | 7.200 | 4.300 | 6.700 | 4.300 | 6.700 | 4.300 | 6.700 |
|  | executed | continuity |  | 4.800 | 7.700 | 4.200 | 7.100 | 4.200 | 7.100 | 4.200 | 7.100 |
|  |  | no continuity |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| OR\$> |  |  | 4.500 | 7.100 | 4.000 | 6.700 | 4.000 | 6.700 | 4.000 | 6.700 |
|  | executed | continuity | 4.600 | 7.600 | 4.300 | 7.000 | 4.300 | 7.000 | 4.300 | 7.000 |
|  |  | no continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| LD\$<= | continuity |  | 5.100 | 6.800 | 4.300 | 6.200 | 4.300 | 6.200 | 4.300 | 6.200 |
|  | no continuity |  | 5.200 | 7.200 | 4.300 | 6.600 | 4.300 | 6.600 | 4.300 | 6.600 |
| AND\$<= | not executed |  | 5.000 | 6.300 | 4.400 | 5.700 | 4.400 | 5.700 | 4.400 | 5.700 |
|  | executed | continuity | 4.800 | 6.400 | 4.200 | 5.800 | 4.200 | 5.800 | 4.200 | 5.800 |
|  |  | no continuity |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
| OR\$<= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity | 4.700 | 7.700 | 4.400 | 7.200 | 4.400 | 7.200 | 4.400 | 7.200 |
|  |  | no continuity | 4.600 | 7.600 | 4.400 | 7.100 | 4.400 | 7.100 | 4.400 | 7.100 |
| LD\$< | continuity |  | 4.800 | 8.100 | 4.500 | 7.500 | 4.500 | 7.500 | 4.500 | 7.500 |
|  | no continuity |  | 5.000 | 8.300 | 4.500 | 7.900 | 4.500 | 7.900 | 4.500 | 7.900 |
| AND\$< | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity | 4.500 | 7.100 | 4.000 | 6.600 | 4.000 | 6.600 | 4.000 | 6.600 |
|  |  | no continuity | 4.900 | 7.500 | 4.400 | 7.100 | 4.400 | 7.100 | 4.400 | 7.100 |
| OR\$< | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity | 5.100 | 7.800 | 4.100 | 7.200 | 4.100 | 7.200 | 4.100 | 7.200 |
|  |  | no continuity | 5.000 | 8.100 | 4.100 | 7.600 | 4.100 | 7.600 | 4.100 | 7.600 |
| LD\$>= | continuity |  | 4.800 | 6.700 | 4.500 | 6.200 | 4.500 | 6.200 | 4.500 | 6.200 |
|  | no continuity |  | 5.000 | 6.700 | 4.400 | 6.300 | 4.400 | 6.300 | 4.400 | 6.300 |
| AND\$>= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity | 4.400 | 6.800 | 4.100 | 6.300 | 4.100 | 6.300 | 4.100 | 6.300 |
|  |  | no continuity | 4.500 | 7.000 | 4.200 | 6.600 | 4.200 | 6.600 | 4.200 | 6.600 |
| OR\$>= | not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | executed | continuity | 5.400 | 6.600 | 4.100 | 5.800 | 4.100 | 5.800 | 4.100 | 5.800 |
|  |  | no continuity | 5.300 | 6.300 | 4.100 | 5.700 | 4.100 | 5.700 | 4.100 | 5.700 |
| $\begin{aligned} & \begin{array}{l} \text { BKCMP = } \\ (s 1, s 2, d, ~ n) \end{array} \end{aligned}$ | $\mathrm{n}=1$ |  | 8.200 | 10.700 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  | $\mathrm{n}=96$ |  | 57.400 | 61.800 | 46.400 | 48.700 | 46.400 | 48.700 | 46.400 | 48.700 |
| $\begin{aligned} & \text { BKCMP<> } \\ & (s 1, s 2, d, n) \end{aligned}$ | $n=1$ |  | 8.200 | 10.700 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  | $n=96$ |  | 59.500 | 63.300 | 45.600 | 50.400 | 45.600 | 50.400 | 45.600 | 50.400 |
| BKCMP>$(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n})$ | $\mathrm{n}=1$ |  | 8.200 | 10.800 | 7.500 | 10.100 | 7.500 | 10.100 | 7.500 | 10.100 |
|  | $\mathrm{n}=96$ |  | 59.500 | 63.400 | 47.700 | 50.500 | 47.700 | 50.500 | 47.700 | 50.500 |
| $\begin{aligned} & \begin{array}{l} \mathrm{BKCMP}<= \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{array} \end{aligned}$ | $\mathrm{n}=1$ |  | 8.200 | 10.600 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  | $\mathrm{n}=96$ |  | 57.400 | 61.700 | 46.400 | 49.000 | 46.400 | 49.000 | 46.400 | 49.000 |
| BKCMP> <br> (s1, s2, d, n) |  |  | 8.300 | 10.600 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | 59.500 | 63.600 | 47.600 | 50.500 | 47.600 | 50.500 | 47.600 | 50.500 |
| $\begin{array}{\|l} \hline \text { BKCMP>= } \\ (s 1, s 2, d, n) \end{array}$ | $\mathrm{n}=1$ |  | 8.200 | 10.900 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  | $\mathrm{n}=96$ |  | 57.400 | 62.000 | 46.400 | 48.900 | 46.400 | 48.900 | 46.400 | 48.900 |
| $\begin{aligned} & \text { DBKCMP = } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  |  | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
| DBKCMP<> <br> (s1, s2, d, n) |  |  | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
| $\begin{aligned} & \text { DBKCMP> } \\ & \text { (s1, s2, d, n) } \end{aligned}$ |  |  | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
| $\begin{aligned} & \text { DBKCMP<= } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  |  | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
| DBKCMP< <br> (s1, s2, d, n) | $\mathrm{n}=1$ |  | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  | $n=96$ |  | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| $\begin{aligned} & \text { DBKCMP>= } \\ & \text { (s1, s2, d, n) } \end{aligned}$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
| DB + (s, d) |  | executed | 4.900 | 7.000 | 4.600 | 6.400 | 4.600 | 6.400 | 4.600 | 6.400 |
| DB + (s1, s2, d) |  | executed | 5.200 | 7.300 | 4.800 | 6.700 | 4.800 | 6.700 | 4.800 | 6.700 |
| DB - (s, d) |  | executed | 4.900 | 6.600 | 4.700 | 6.000 | 4.700 | 6.000 | 4.700 | 6.000 |
| DB - (s1, s2, d) |  | executed | 5.200 | 7.500 | 4.800 | 6.600 | 4.800 | 6.600 | 4.800 | 6.600 |
| DB * (s1, s2, d) |  | executed | 8.300 | 12.100 | 8.100 | 11.600 | 8.100 | 11.600 | 8.100 | 11.600 |
| DB/ (s1, s2, d) |  | executed | 6.100 | 9.100 | 5.800 | 8.800 | 5.800 | 8.800 | 5.800 | 8.800 |
| $E D+(s, d)$ | double precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 4.800 | 8.000 | 4.300 | 7.200 | 4.300 | 7.200 | 4.300 | 7.200 |
|  |  | $s=2^{1023}, d=2^{1023}$ | 4.800 | 8.000 | 4.300 | 7.200 | 4.300 | 7.200 | 4.300 | 7.200 |
| $E D+(s 1, s 2, d)$ | double precision | s1 = 0, s2 = 0 | 5.500 | 9.800 | 4.800 | 9.200 | 4.800 | 9.200 | 4.800 | 9.200 |
|  |  | $s 1=2^{1023}, s 2=2^{1023}$ | 5.500 | 9.800 | 4.800 | 9.200 | 4.800 | 9.200 | 4.800 | 9.200 |
| ED - (s, d) | double precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 5.000 | 8.200 | 4.400 | 7.500 | 4.400 | 7.500 | 4.400 | 7.500 |
|  |  | $s=2^{1023}, d=2^{1023}$ | 5.000 | 8.200 | 4.400 | 7.500 | 4.400 | 7.500 | 4.400 | 7.500 |
| ED - (s1, s2, d) | double precision | $s 1=0, s 2=0$ | 4.400 | 8.100 | 3.800 | 7.500 | 3.800 | 7.500 | 3.800 | 7.500 |
|  |  | $s 1=2^{1023}, s 2=2^{1023}$ | 4.400 | 8.100 | 3.800 | 7.500 | 3.800 | 7.500 | 3.800 | 7.500 |
| $E D$ * (s1, s2, d) | double precision | $s 1=0, s 2=0$ | 5.800 | 9.500 | 5.100 | 8.800 | 5.100 | 8.800 | 5.100 | 8.800 |
|  |  | $s 1=2^{1023}, s 2=2^{1023}$ | 5.800 | 9.500 | 5.100 | 8.800 | 5.100 | 8.800 | 5.100 | 8.800 |
| ED / (s1, s2, d) | double precision | $s 1=2^{1023}, \mathrm{~s} 2=2^{1023}$ | 6.600 | 10.600 | 5.900 | 10.000 | 5.900 | 10.000 | 5.900 | 10.000 |
| $B K+(s 1, s 2, d, n)$ |  | $\mathrm{n}=1$ | 9.100 | 11.200 | 8.500 | 10.600 | 8.500 | 10.600 | 8.500 | 10.600 |
|  |  | $\mathrm{n}=96$ | 60.700 | 62.900 | 44.600 | 47.000 | 44.600 | 47.000 | 44.600 | 47.000 |
| BK - (s1, s2, d, n) |  | $\mathrm{n}=1$ | 9.700 | 12.000 | 8.900 | 11.300 | 8.900 | 11.300 | 8.900 | 11.300 |
|  |  | $\mathrm{n}=96$ | 61.300 | 63.600 | 45.600 | 47.900 | 45.600 | 47.900 | 45.600 | 47.900 |
| $\begin{aligned} & \text { DBK + } \\ & \text { (s1, s2, d, n) } \end{aligned}$ |  | $\mathrm{n}=1$ | 7.000 | 10.700 | 6.450 | 9.950 | 6.450 | 9.950 | 6.450 | 9.950 |
|  |  | $\mathrm{n}=96$ | 59.400 | 63.100 | 43.700 | 47.500 | 43.700 | 47.500 | 43.700 | 47.500 |
| $\begin{aligned} & \text { DBK - } \\ & \text { (s1, s2, d, n) } \end{aligned}$ |  | $\mathrm{n}=1$ | 7.000 | 10.700 | 6.450 | 9.950 | 6.450 | 9.950 | 6.450 | 9.950 |
|  |  | $\mathrm{n}=96$ | 59.400 | 63.100 | 43.700 | 47.500 | 43.700 | 47.500 | 43.700 | 47.500 |
| \$ + (s, d) |  | - | 8.800 | 14.600 | 8.100 | 13.900 | 8.100 | 13.900 | 8.100 | 13.900 |
| \$ + (s1, s2, d) |  | - | 7.300 | 11.100 | 6.500 | 10.300 | 6.500 | 10.300 | 6.500 | 10.300 |
| FLTD | double precision | $\mathrm{S}=0$ | 2.300 | 5.000 | 1.800 | 4.700 | 1.800 | 4.700 | 1.800 | 4.700 |
|  |  | S = 7FFFH | 2.500 | 5.200 | 2.200 | 4.800 | 2.200 | 4.800 | 2.200 | 4.800 |
| DFLTD | double precision | $\mathrm{S}=0$ | 2.400 | 5.200 | 2.000 | 4.900 | 2.000 | 4.900 | 2.000 | 4.900 |
|  |  | s = 7FFFFFFFH | 2.700 | 5.400 | 2.300 | 5.100 | 2.300 | 5.100 | 2.300 | 5.100 |
| INTD | double precision | $\mathrm{s}=0$ | 2.700 | 4.100 | 2.200 | 4.100 | 2.200 | 4.100 | 2.200 | 4.100 |
|  |  | $\mathrm{s}=32766.5$ | 3.700 | 5.900 | 3.200 | 5.600 | 3.200 | 5.600 | 3.200 | 5.600 |
| DINTD | double precision | $\mathrm{s}=0$ | 2.600 | 3.900 | 2.200 | 3.400 | 2.200 | 3.400 | 2.200 | 3.400 |
|  |  | $s=1234567890.3$ | 3.400 | 5.600 | 3.000 | 5.100 | 3.000 | 5.100 | 3.000 | 5.100 |
| DBL |  | executed | 2.700 | 3.400 | 2.300 | 2.700 | 2.300 | 2.700 | 2.300 | 2.700 |
| WORD |  | executed | 2.900 | 4.300 | 2.600 | 3.600 | 2.600 | 3.600 | 2.600 | 3.600 |
| GRY |  | executed | 2.700 | 3.900 | 2.300 | 3.400 | 2.300 | 3.400 | 2.300 | 3.400 |
| DGRY |  | executed | 2.900 | 3.500 | 2.500 | 3.000 | 2.500 | 3.000 | 2.500 | 3.000 |
| GBIN |  | executed | 4.000 | 4.800 | 3.800 | 4.300 | 3.800 | 4.300 | 3.800 | 4.300 |
| DGBIN |  | executed | 5.500 | 6.100 | 5.000 | 5.900 | 5.000 | 5.900 | 5.000 | 5.900 |
| NEG |  | executed | 2.400 | 3.900 | 2.000 | 3.300 | 2.000 | 3.300 | 2.000 | 3.300 |
| DNEG |  | executed | 2.500 | 3.700 | 2.500 | 3.300 | 2.500 | 3.300 | 2.500 | 3.300 |
| ENEG |  | ating point = 0 | 2.500 | 3.300 | 2.300 | 2.800 | 2.300 | 2.800 | 2.300 | 2.800 |
|  |  | ing point $=-1.0$ | 2.700 | 4.500 | 2.500 | 3.900 | 2.500 | 3.900 | 2.500 | 3.900 |
| EDNEG |  | ating point $=0$ | 2.200 | 3.500 | 1.800 | 3.100 | 1.800 | 3.100 | 1.800 | 3.100 |
|  |  | ing point $=-1.0$ | 2.400 | 3.500 | 1.900 | 3.000 | 1.900 | 3.000 | 1.900 | 3.000 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| BKBCD (s, d, n) | $\mathrm{n}=1$ | 6.600 | 8.900 | 5.900 | 8.200 | 5.900 | 8.200 | 5.900 | 8.200 |
|  | $\mathrm{n}=96$ | 71.300 | 74.100 | 61.000 | 63.400 | 61.000 | 63.400 | 61.000 | 63.400 |
| BKBIN (s, d, n) | $\mathrm{n}=1$ | 6.500 | 9.800 | 5.600 | 9.300 | 5.600 | 9.300 | 5.600 | 9.300 |
|  | $\mathrm{n}=96$ | 56.300 | 59.500 | 49.200 | 52.500 | 49.200 | 52.500 | 49.200 | 52.500 |
| ECON | - | 2.600 | 5.400 | 2.100 | 4.500 | 2.100 | 4.500 | 2.100 | 4.500 |
| EDCON | - | 2.800 | 5.400 | 2.500 | 5.400 | 2.500 | 5.400 | 2.500 | 5.400 |
| EDMOV | - | 2.300 | 5.500 | 1.700 | 5.000 | 1.700 | 5.000 | 1.700 | 5.000 |
| \$MOV | Character string to be transferred $=0$ | 4.000 | 6.300 | 3.400 | 5.600 | 3.400 | 5.600 | 3.400 | 5.600 |
|  | Character string to be transferred $=32$ | 14.600 | 16.500 | 11.400 | 13.300 | 11.400 | 13.300 | 11.400 | 13.300 |
| BXCH (d1, d2, n) | $\mathrm{n}=1$ | 6.200 | 7.900 | 5.500 | 7.300 | 5.500 | 7.300 | 5.500 | 7.300 |
|  | $\mathrm{n}=96$ | 67.000 | 68.800 | 47.300 | 49.300 | 47.300 | 49.300 | 47.300 | 49.300 |
| SWAP | - | 2.400 | 2.700 | 1.900 | 2.200 | 1.900 | 2.200 | 1.900 | 2.200 |
| GOEND | - |  | 0.500 |  | 0.500 |  | 0.500 |  | 0.500 |
| DI | - | 1.800 | 2.200 | 1.500 | 1.800 | 1.500 | 1.800 | 1.500 | 1.800 |
| El | - | 3.100 | 3.800 | 3.000 | 3.300 | 3.000 | 3.300 | 3.000 | 3.300 |
| IMASK | - | 9.800 | 13.300 | 7.200 | 10.500 | 7.200 | 10.500 | 7.200 | 10.500 |
| IRET | - |  | 1.000 |  | 1.000 |  | 1.000 |  | 1.000 |
| RSF X n | $\mathrm{n}=1$ | 4.200 | 5.900 | 3.700 | 5.600 | 3.700 | 5.600 | 3.700 | 5.600 |
|  | $\mathrm{n}=96$ | 11.400 | 13.800 | 10.700 | 12.400 | 10.700 | 12.400 | 10.700 | 12.400 |
| RSF Y $n$ | $\mathrm{n}=1$ | 3.800 | 4.800 | 3.400 | 4.800 | 3.400 | 4.800 | 3.400 | 4.800 |
|  | $\mathrm{n}=96$ | 8.500 | 9.500 | 8.100 | 8.900 | 8.100 | 8.900 | 8.100 | 8.900 |
| UDCNT1 | - | 0.900 | 1.500 | 0.500 | 0.983 | 0.500 | 0.983 | 0.500 | 0.983 |
| UDCNT2 | - | 0.900 | 1.700 | 0.600 | 1.300 | 0.600 | 1.300 | 0.600 | 1.300 |
| TTMR | - | 3.900 | 6.100 | 3.400 | 5.400 | 3.400 | 5.400 | 3.400 | 5.400 |
| STMR | - | 6.800 | 13.500 | 5.800 | 12.500 | 5.800 | 12.500 | 5.800 | 12.500 |
| ROTC | - | 9.000 | 10.500 | 8.000 | 9.400 | 8.000 | 9.400 | 8.000 | 9.400 |
| RAMP | - | 5.900 | 8.800 | 5.200 | 8.400 | 5.200 | 8.400 | 5.200 | 8.400 |
| SPD | - | 0.900 | 1.900 | 0.500 | 1.400 | 0.500 | 1.400 | 0.500 | 1.400 |
| PLSY | - | 1.900 | 2.200 | 1.500 | 1.800 | 1.500 | 1.800 | 1.500 | 1.800 |
| PWM | - | 1.200 | 1.600 | 0.900 | 1.200 | 0.900 | 1.200 | 0.900 | 1.200 |
| MTR | - | 10.400 | 19.800 | 9.400 | 10.000 | 9.400 | 10.000 | 9.400 | 10.000 |
| BKAND (s1, s2, d, n) | $\mathrm{n}=1$ | 9.000 | 11.700 | 8.300 | 11.000 | 8.300 | 11.000 | 8.300 | 11.000 |
|  | $\mathrm{n}=96$ | 57.400 | 63.100 | 43.800 | 47.300 | 43.800 | 47.300 | 43.800 | 47.300 |
| BKOR (s1, s2, d, n) | $\mathrm{n}=1$ | 7.700 | 10.000 | 7.700 | 9.500 | 7.700 | 9.500 | 7.700 | 9.500 |
|  | $\mathrm{n}=96$ | 57.400 | 61.900 | 44.300 | 45.800 | 44.300 | 45.800 | 44.300 | 45.800 |
| BKXOR (s1, s2, d, n) | $\mathrm{n}=1$ | 7.800 | 10.100 | 7.300 | 9.200 | 7.300 | 9.200 | 7.300 | 9.200 |
|  | $\mathrm{n}=96$ | 57.300 | 61.500 | 43.800 | 45.800 | 43.800 | 45.800 | 43.800 | 45.800 |
| BKXNR (s1, s2, d, n) | $\mathrm{n}=1$ | 7.800 | 9.600 | 7.600 | 8.900 | 7.600 | 8.900 | 7.600 | 8.900 |
|  | $\mathrm{n}=96$ | 57.400 | 61.400 | 43.900 | 45.300 | 43.900 | 45.300 | 43.900 | 45.300 |
| BSFR (d, n) | $\mathrm{n}=1$ | 3.700 | 5.400 | 3.200 | 4.800 | 3.200 | 4.800 | 3.200 | 4.800 |
|  | $\mathrm{n}=96$ | 6.900 | 9.000 | 5.800 | 7.700 | 5.800 | 7.700 | 5.800 | 7.700 |
| BSFL (d, n) | $\mathrm{n}=1$ | 4.100 | 5.900 | 3.400 | 5.100 | 3.400 | 5.100 | 3.400 | 5.100 |
|  | $\mathrm{n}=96$ | 7.100 | 9.100 | 6.000 | 7.900 | 6.000 | 7.900 | 6.000 | 7.900 |
| SFTBR (d, n1, n2) | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 7.950 | 17.500 | 7.600 | 16.900 | 7.600 | 16.900 | 7.600 | 16.900 |
|  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 7.950 | 17.500 | 7.550 | 16.900 | 7.550 | 16.900 | 7.550 | 16.900 |
| SFTBL (d, n1, n2) | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 7.950 | 17.900 | 7.500 | 17.400 | 7.500 | 17.400 | 7.500 | 17.400 |
|  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 7.900 | 17.800 | 7.500 | 17.300 | 7.500 | 17.300 | 7.500 | 17.300 |
| SFTWR (d, n1, n2) | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 5.950 | 10.600 | 4.600 | 8.700 | 4.600 | 8.700 | 4.600 | 8.700 |
|  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 5.900 | 10.600 | 4.600 | 8.700 | 4.600 | 8.700 | 4.600 | 8.700 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| SFTWL (d, n1, n2) |  |  | 5.950 | 10.700 | 4.550 | 8.700 | 4.550 | 8.700 | 4.550 | 8.700 |
|  |  | $=15$ | 5.950 | 10.700 | 4.600 | 8.800 | 4.600 | 8.800 | 4.600 | 8.800 |
| BSET (d, n) |  |  | 3.000 | 3.400 | 2.500 | 2.800 | 2.500 | 2.800 | 2.500 | 2.800 |
|  |  |  | 3.000 | 3.500 | 2.500 | 2.800 | 2.500 | 2.800 | 2.500 | 2.800 |
| BRST (d, n) |  |  | 3.000 | 3.400 | 2.600 | 2.800 | 2.600 | 2.800 | 2.600 | 2.800 |
|  |  |  | 3.000 | 3.400 | 2.500 | 2.800 | 2.500 | 2.800 | 2.500 | 2.800 |
| TEST |  |  | 4.400 | 5.300 | 3.700 | 4.700 | 3.700 | 4.700 | 3.700 | 4.700 |
| DTEST |  |  | 4.500 | 5.400 | 3.900 | 4.800 | 3.900 | 4.800 | 3.900 | 4.800 |
| BKRST (d, n) |  |  | 4.300 | 4.600 | 3.700 | 4.100 | 3.700 | 4.100 | 3.700 | 4.100 |
|  |  |  | 6.000 | 6.800 | 5.100 | 6.000 | 5.100 | 6.000 | 5.100 | 6.000 |
| SER (s1, s2, d, n) | $n=1$ | All match | 4.900 | 5.300 | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 |
|  |  | None match | 5.000 | 5.300 | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 |
|  | $\mathrm{n}=96$ | All match | 32.300 | 32.900 | 25.900 | 26.300 | 25.900 | 26.300 | 25.900 | 26.300 |
|  |  | None match | 32.400 | 32.900 | 25.900 | 26.300 | 25.900 | 26.300 | 25.900 | 26.300 |
| DSER (s1, s2, d, n) | $\mathrm{n}=1$ | All match | 6.100 | 6.500 | 5.400 | 5.700 | 5.400 | 5.700 | 5.400 | 5.700 |
|  |  | None match | 6.200 | 6.600 | 5.500 | 5.900 | 5.500 | 5.900 | 5.500 | 5.900 |
|  | $\mathrm{n}=96$ | All match | 52.800 | 54.200 | 41.200 | 41.800 | 41.200 | 41.800 | 41.200 | 41.800 |
|  |  | None match | 52.800 | 54.200 | 41.200 | 41.800 | 41.200 | 41.800 | 41.200 | 41.800 |
| DSUM (s, d) | $\mathrm{s}=0$ |  | 3.700 | 4.100 | 3.300 | 3.600 | 3.300 | 3.600 | 3.300 | 3.600 |
|  | s = FFFFFFFFH |  | 3.800 | 4.100 | 3.200 | 3.700 | 3.200 | 3.700 | 3.200 | 3.700 |
| DECO (s, d, n) | $\mathrm{n}=2$ |  | 6.000 | 7.500 | 5.300 | 6.900 | 5.300 | 6.900 | 5.300 | 6.900 |
|  | $\mathrm{n}=8$ |  | 8.100 | 9.300 | 6.800 | 7.800 | 6.800 | 7.800 | 6.800 | 7.800 |
| ENCO (s, d, n) | $\mathrm{n}=2$ | M1 = ON | 5.300 | 5.700 | 4.700 | 5.100 | 4.700 | 5.100 | 4.700 | 5.100 |
|  |  | $\mathrm{M} 4=0 \mathrm{~N}$ | 5.200 | 5.700 | 4.600 | 5.000 | 4.600 | 5.000 | 4.600 | 5.000 |
|  | $\mathrm{n}=8$ | M1 = 0N | 10.400 | 11.400 | 9.000 | 10.000 | 9.000 | 10.000 | 9.000 | 10.000 |
|  |  | M256 = ON | 5.700 | 6.800 | 5.100 | 6.100 | 5.100 | 6.100 | 5.100 | 6.100 |
| DIS (s, d, n) | $\mathrm{n}=1$ |  | 4.400 | 5.300 | 3.800 | 4.600 | 3.800 | 4.600 | 3.800 | 4.600 |
|  | $\mathrm{n}=4$ |  | 4.800 | 5.700 | 4.000 | 5.000 | 4.000 | 5.000 | 4.000 | 5.000 |
| UNI (s, d, n) | $\mathrm{n}=1$ |  | 5.000 | 5.300 | 3.500 | 4.800 | 3.500 | 4.800 | 3.500 | 4.800 |
|  | $\mathrm{n}=4$ |  | 5.600 | 6.000 | 4.000 | 5.100 | 4.000 | 5.100 | 4.000 | 5.100 |
| NDIS | executed |  | 11.000 | 13.100 | 11.000 | 13.200 | 11.000 | 13.200 | 11.000 | 13.200 |
| NUNI | executed |  | 10.600 | 12.700 | 7.300 | 13.200 | 7.300 | 13.200 | 7.300 | 13.200 |
| WTOB (s, d, n) | $\mathrm{n}=1$ |  | 5.000 | 6.500 | 4.400 | 5.800 | 4.400 | 5.800 | 4.400 | 5.800 |
|  | $\mathrm{n}=96$ |  | 36.000 | 38.400 | 28.200 | 29.300 | 28.200 | 29.300 | 28.200 | 29.300 |
| BTOW (s, d, n) | $\mathrm{n}=1$ |  | 5.100 | 6.100 | 4.600 | 5.500 | 4.600 | 5.500 | 4.600 | 5.500 |
|  | $\mathrm{n}=96$ |  | 29.900 | 32.000 | 22.800 | 23.800 | 22.800 | 23.800 | 22.800 | 23.800 |
| MAX (s, d, n) |  |  | 4.300 | 6.900 | 4.000 | 6.100 | 4.000 | 6.100 | 4.000 | 6.100 |
|  | $\mathrm{n}=96$ |  | 31.200 | 33.500 | 24.700 | 27.000 | 24.700 | 27.000 | 24.700 | 27.000 |
| MIN (s, d, n) | $\mathrm{n}=1$ |  | 4.400 | 6.800 | 4.000 | 6.000 | 4.000 | 6.000 | 4.000 | 6.000 |
|  | $\mathrm{n}=96$ |  | 30.300 | 34.800 | 26.500 | 28.300 | 26.500 | 28.300 | 26.500 | 28.300 |
| DMAX (s, d, n) | $\mathrm{n}=1$ |  | 4.800 | 9.100 | 4.800 | 8.100 | 4.800 | 8.100 | 4.800 | 8.100 |
|  | $\mathrm{n}=96$ |  | 56.400 | 62.200 | 47.100 | 49.600 | 47.100 | 49.600 | 47.100 | 49.600 |
| DMIN (s, d, n) | $\mathrm{n}=1$ |  | 4.800 | 6.800 | 4.300 | 5.900 | 4.300 | 5.900 | 4.300 | 5.900 |
|  | $\mathrm{n}=96$ |  | 55.400 | 60.200 | 45.400 | 47.400 | 45.400 | 47.400 | 45.400 | 47.400 |
| $\begin{array}{\|l\|} \hline \text { SORT } \\ (\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{array}$ | $\mathrm{n}=1$ |  | 6.200 | 9.300 | 5.600 | 8.800 | 5.600 | 8.800 | 5.600 | 8.800 |
|  | $\mathrm{n}=96$ |  | 6.200 | 9.400 | 5.600 | 8.600 | 5.600 | 8.600 | 5.600 | 8.600 |
| DSORT$(\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2)$ | $\mathrm{n}=1$ |  | 6.200 | 9.300 | 5.600 | 8.200 | 5.600 | 8.200 | 5.600 | 8.200 |
|  | $\mathrm{n}=96$ |  | 6.100 | 9.100 | 5.600 | 8.400 | 5.600 | 8.400 | 5.600 | 8.400 |
| WSUM (s, d, n) | $\mathrm{n}=1$ |  | 4.800 | 6.200 | 4.200 | 5.500 | 4.200 | 5.500 | 4.200 | 5.500 |
|  | $\mathrm{n}=96$ |  | 26.900 | 28.700 | 21.300 | 22.300 | 21.300 | 22.300 | 21.300 | 22.300 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| DWSUM (s, d, n) | $\mathrm{n}=1$ | 5.500 | 7.000 | 4.800 | 6.100 | 4.800 | 6.100 | 4.800 | 6.100 |
|  | $\mathrm{n}=96$ | 53.000 | 56.300 | 42.700 | 44.000 | 42.700 | 44.000 | 42.700 | 44.000 |
| MEAN (s, d, n) | $\mathrm{n}=1$ | 4.300 | 8.650 | 3.900 | 7.800 | 3.900 | 7.800 | 3.900 | 7.800 |
|  | $\mathrm{n}=96$ | 16.000 | 21.400 | 12.900 | 18.000 | 12.900 | 18.000 | 12.900 | 18.000 |
| DMEAN (s, d, n) | $\mathrm{n}=1$ | 5.700 | 10.600 | 5.300 | 9.950 | 5.300 | 9.950 | 5.300 | 9.950 |
|  | $\mathrm{n}=96$ | 29.200 | 35.200 | 23.000 | 28.800 | 23.000 | 28.800 | 23.000 | 28.800 |
| NEXT | - | 0.940 | 1.400 | 0.770 | 1.200 | 0.770 | 1.200 | 0.770 | 1.200 |
| BREAK | - | 10.400 | 5.500 | 9.100 | 5.000 | 9.100 | 5.000 | 9.100 | 5.000 |
| RET | Return to original program | 2.000 | 3.000 | 1.600 | 2.600 | 1.600 | 2.600 | 1.600 | 2.600 |
|  | Return to other program | 2.300 | 3.700 | 2.000 | 3.100 | 2.000 | 3.100 | 2.000 | 3.100 |
| FCALL pn | Internal file pointer | 3.100 | 4.400 | 2.700 | 3.600 | 2.700 | 3.600 | 2.700 | 3.600 |
|  | Common pointer | 4.000 | 5.700 | 3.600 | 5.100 | 3.600 | 5.100 | 3.600 | 5.100 |
| FCALL pn s1 to s5 | - | 19.300 | 21.500 | 16.500 | 18.600 | 16.500 | 18.600 | 16.500 | 18.600 |
| ECALL * pn <br> *: Program name | - | 70.300 | 82.300 | 65.900 | 77.600 | 65.900 | 77.600 | 65.900 | 77.600 |
| ECALL * pn s1 to s5 <br> *: Program name | - | 101.000 | 114.000 | 91.800 | 105.000 | 91.800 | 105.000 | 91.800 | 105.000 |
| EFCALL * pn <br> *: Program name | - | 70.700 | 82.800 | 66.200 | 78.100 | 66.200 | 78.100 | 66.200 | 78.100 |
| EFCALL * pn s1 to s5 <br> *: Program name | - | 86.500 | 107.000 | 78.800 | 91.600 | 78.800 | 91.600 | 78.800 | 91.600 |
| XCALL | - | 3.800 | 5.700 | 3.700 | 5.200 | 3.700 | 5.200 | 3.700 | 5.200 |
| $\begin{aligned} & \text { COM } \\ & \text { CCOM } \end{aligned}$ | When selecting I/O refresh only | 12.800 | 29.100 | 12.400 | 28.600 | 12.400 | 28.600 | 12.400 | 28.600 |
|  | When selecting CC-Link refresh only (master station side) | 16.000 | 39.500 | 15.500 | 39.100 | 15.500 | 39.100 | 15.500 | 39.100 |
|  | When selecting CC-Link refresh only (local station side) | 16.100 | 39.500 | 15.500 | 39.100 | 15.500 | 39.100 | 15.500 | 39.100 |
|  | - When selecting MELSECNET/ H refresh only (Control station side) <br> - When selecting CC-Link IE refresh only (Control station/ Master station side) | 34.700 | 70.400 | 34.400 | 69.800 | 34.400 | 69.800 | 34.400 | 69.800 |
|  | - When selecting MELSECNET/ H refresh only (Normal station side) <br> - When selecting CC-Link IE refresh only (Normal station/ Local station side) | 34.700 | 70.400 | 34.400 | 69.800 | 34.400 | 69.800 | 34.400 | 69.800 |
|  | When selecting intelli auto refresh only | 12.800 | 33.200 | 12.800 | 33.200 | 12.800 | 33.200 | 12.800 | 33.200 |
|  | When selecting I/O outside the group only (Input only) | 7.900 | 21.100 | 7.700 | 20.700 | 7.700 | 20.700 | 7.700 | 20.700 |
|  | When selecting I/O outside the group only (Output only) | 16.900 | 44.800 | 16.500 | 44.200 | 16.500 | 44.200 | 16.500 | 44.200 |
|  | When selecting I/O outside the group only (Both I/O) | 22.600 | 52.600 | 22.400 | 52.600 | 22.400 | 52.600 | 22.400 | 52.600 |
|  | When selecting refresh of multiple CPU high speed transmission area only | 13.000 | 33.800 | 12.700 | 33.200 | 12.700 | 33.200 | 12.700 | 33.200 |
|  | When selecting communication with peripheral device | 7.250 | 18.800 | 7.100 | 18.500 | 7.100 | 18.500 | 7.100 | 18.500 |
| FIFW | Number of data points $=0$ | 3.700 | 5.300 | 3.200 | 4.600 | 3.200 | 4.600 | 3.200 | 4.600 |
|  | Number of data points = 96 | 3.800 | 4.400 | 3.300 | 3.800 | 3.300 | 3.800 | 3.300 | 3.800 |
| FIFR | Number of data points = 01 | 4.300 | 5.000 | 3.800 | 4.400 | 3.800 | 4.400 | 3.800 | 4.400 |
|  | Number of data points = 96 | 33.500 | 35.500 | 24.800 | 25.700 | 24.800 | 25.700 | 24.800 | 25.700 |
| FPOP | Number of data points = 01 | 4.300 | 5.900 | 3.800 | 5.300 | 3.800 | 5.300 | 3.800 | 5.300 |
|  | Number of data points = 96 | 4.300 | 5.900 | 3.700 | 5.400 | 3.700 | 5.400 | 3.700 | 5.400 |
| FINS | Number of data points $=0$ | 4.800 | 5.900 | 3.700 | 5.300 | 3.700 | 5.300 | 3.700 | 5.300 |
|  | Number of data points = 96 | 4.300 | 5.900 | 3.700 | 5.300 | 3.700 | 5.300 | 3.700 | 5.300 |
| FDEL | Number of data points = 01 | 4.900 | 6.500 | 4.200 | 5.800 | 4.200 | 5.800 | 4.200 | 5.800 |
|  | Number of data points = 96 | 34.200 | 35.900 | 25.400 | 25.900 | 25.400 | 25.900 | 25.400 | 25.900 |
| FROM (n1, n2, d, n3) | n3 = 1 | 10.800 | 24.100 | 10.700 | 23.600 | 10.700 | 23.600 | 10.700 | 23.600 |
|  | $\mathrm{n} 3=1000$ | 392.600 | 413.300 | 390.900 | 410.200 | 390.900 | 410.200 | 390.900 | 410.200 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| DFRO (n1, n2, d, n3) | n3 = 1 | 13.600 | 27.700 | 12.600 | 26.700 | 12.600 | 26.700 | 12.600 | 26.700 |
|  | n3 $=500$ | 392.600 | 413.300 | 390.900 | 410.200 | 390.900 | 410.200 | 390.900 | 410.200 |
| T0 (n1, n2, s, n3) | n3 $=1$ | 10.200 | 21.900 | 9.600 | 21.300 | 9.600 | 21.300 | 9.600 | 21.300 |
|  | n3 $=1000$ | 373.700 | 394.100 | 372.500 | 390.800 | 372.500 | 390.800 | 372.500 | 390.800 |
| DT0 (n1, n2, s, n3) | n3 $=1$ | 13.000 | 26.700 | 12.000 | 25.700 | 12.000 | 25.700 | 12.000 | 25.700 |
|  | $\mathrm{n} 3=500$ | 373.700 | 394.100 | 372.500 | 390.800 | 372.500 | 390.800 | 372.500 | 390.800 |
| LEDR | No display ==> no display | 2.400 | 2.600 | 1.900 | 2.000 | 1.900 | 2.000 | 1.900 | 2.000 |
|  | LED instruction execution ==> no display | 28.100 | 39.400 | 24.400 | 35.800 | 24.400 | 35.800 | 24.400 | 35.800 |
| $\operatorname{BINDA}(\mathrm{s}, \mathrm{d})$ | $\mathrm{S}=1$ | 4.900 | 6.500 | 4.300 | 5.600 | 4.300 | 5.600 | 4.300 | 5.600 |
|  | $\mathrm{S}=-32768$ | 7.200 | 8.700 | 6.500 | 8.000 | 6.500 | 8.000 | 6.500 | 8.000 |
| DBINDA (s, d) | S = 1 | 5.700 | 7.100 | 4.900 | 6.300 | 4.900 | 6.300 | 4.900 | 6.300 |
|  | $\mathrm{s}=-2147483648$ | 10.400 | 12.000 | 9.600 | 11.000 | 9.600 | 11.000 | 9.600 | 11.000 |
| BINHA(s, d) | $\mathrm{S}=1$ | 4.400 | 5.900 | 3.800 | 5.200 | 3.800 | 5.200 | 3.800 | 5.200 |
|  | $\mathrm{s}=\mathrm{FFFFH}$ | 4.400 | 5.800 | 3.700 | 5.200 | 3.700 | 5.200 | 3.700 | 5.200 |
| DBINHA (s, d) | $\mathrm{S}=1$ | 5.200 | 6.700 | 4.600 | 6.000 | 4.600 | 6.000 | 4.600 | 6.000 |
|  | s = FFFFFFFFH | 5.100 | 6.500 | 4.600 | 6.000 | 4.600 | 6.000 | 4.600 | 6.000 |
| BCDDA (s, d) | $\mathrm{S}=1$ | 4.300 | 5.800 | 3.600 | 5.000 | 3.600 | 5.000 | 3.600 | 5.000 |
|  | $\mathrm{s}=9999$ | 4.700 | 6.100 | 4.100 | 5.400 | 4.100 | 5.400 | 4.100 | 5.400 |
| DBCDDA(s, d) | S = 1 | 4.800 | 6.300 | 4.000 | 5.500 | 4.000 | 5.500 | 4.000 | 5.500 |
|  | $\mathrm{s}=99999999$ | 5.600 | 7.100 | 4.900 | 6.300 | 4.900 | 6.300 | 4.900 | 6.300 |
| DABIN (s, d) | $\mathrm{S}=1$ | 6.500 | 8.500 | 5.800 | 7.800 | 5.800 | 7.800 | 5.800 | 7.800 |
|  | $\mathrm{s}=-32768$ | 6.300 | 8.300 | 5.600 | 7.700 | 5.600 | 7.700 | 5.600 | 7.700 |
| DDABIN (s, d) | $\mathrm{s}=1$ | 9.400 | 11.500 | 8.500 | 10.500 | 8.500 | 10.500 | 8.500 | 10.500 |
|  | $s=-2147483648$ | 9.100 | 11.200 | 8.100 | 10.200 | 8.100 | 10.200 | 8.100 | 10.200 |
| HABIN (s, d) | $\mathrm{S}=1$ | 4.900 | 7.100 | 4.400 | 6.400 | 4.400 | 6.400 | 4.400 | 6.400 |
|  | $\mathrm{s}=\mathrm{FFFFH}$ | 5.100 | 7.300 | 4.600 | 6.500 | 4.600 | 6.500 | 4.600 | 6.500 |
| DHABIN (s, d) | $\mathrm{S}=1$ | 6.000 | 8.100 | 5.300 | 7.300 | 5.300 | 7.300 | 5.300 | 7.300 |
|  | S = FFFFFFFFH | 6.300 | 8.500 | 5.600 | 7.700 | 5.600 | 7.700 | 5.600 | 7.700 |
| DABCD (s, d) | $\mathrm{S}=1$ | 5.000 | 7.100 | 4.400 | 6.300 | 4.400 | 6.300 | 4.400 | 6.300 |
|  | $s=9999$ | 5.000 | 7.100 | 4.300 | 6.300 | 4.300 | 6.300 | 4.300 | 6.300 |
| $\operatorname{DDABCD}(\mathrm{s}, \mathrm{d})$ | S $=1$ | 6.200 | 8.300 | 5.500 | 7.400 | 5.500 | 7.400 | 5.500 | 7.400 |
|  | $\mathrm{s}=99999999$ | 6.200 | 8.300 | 5.500 | 7.500 | 5.500 | 7.500 | 5.500 | 7.500 |
| COMRD | - | 51.600 | 52.400 | 50.900 | 51.200 | 50.900 | 51.200 | 50.900 | 51.200 |
| LEN | 1 character | 4.100 | 6.200 | 3.600 | 5.500 | 3.600 | 5.500 | 3.600 | 5.500 |
|  | 96 characters | 19.800 | 22.200 | 16.800 | 18.700 | 16.800 | 18.700 | 16.800 | 18.700 |
| STR | - | 6.900 | 11.100 | 6.600 | 10.400 | 6.600 | 10.400 | 6.600 | 10.400 |
| DSTR | - | 10.200 | 12.500 | 9.600 | 11.500 | 9.600 | 11.500 | 9.600 | 11.500 |
| VAL | - | 9.800 | 14.200 | 8.900 | 13.000 | 8.900 | 13.000 | 8.900 | 13.000 |
| DVAL | - | 14.000 | 18.700 | 12.700 | 16.800 | 12.700 | 16.800 | 12.700 | 16.800 |
| ESTR | - | 18.700 | 24.100 | 17.900 | 23.100 | 17.900 | 23.100 | 17.900 | 23.100 |
| EVAL | Decimal point format all 2-digit specification | 23.300 | 30.400 | 22.800 | 29.000 | 22.800 | 29.000 | 22.800 | 29.000 |
|  | Exponent format all 6-digit specification | 23.300 | 30.500 | 22.500 | 29.000 | 22.500 | 29.000 | 22.500 | 29.000 |
| ASC (s, d, n) | $\mathrm{n}=1$ | 5.600 | 9.000 | 5.400 | 8.300 | 5.400 | 8.300 | 5.400 | 8.300 |
|  | $\mathrm{n}=96$ | 28.700 | 32.100 | 25.200 | 28.400 | 25.200 | 28.400 | 25.200 | 28.400 |
| HEX (s, d, n) | $\mathrm{n}=1$ | 6.000 | 9.700 | 5.400 | 9.000 | 5.400 | 9.000 | 5.400 | 9.000 |
|  | $\mathrm{n}=96$ | 35.600 | 39.800 | 31.300 | 35.000 | 31.300 | 35.000 | 31.300 | 35.000 |
| RIGHT (s, d, n) | $\mathrm{n}=1$ | 7.600 | 9.400 | 7.300 | 6.600 | 7.300 | 6.600 | 7.300 | 6.600 |
|  | $\mathrm{n}=96$ | 36.300 | 40.000 | 29.200 | 31.600 | 29.200 | 31.600 | 29.200 | 31.600 |
| $\operatorname{LEFT}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ | $\mathrm{n}=1$ | 6.500 | 8.900 | 5.900 | 8.200 | 5.900 | 8.200 | 5.900 | 8.200 |
|  | $\mathrm{n}=96$ | 36.200 | 39.700 | 29.200 | 31.500 | 29.200 | 31.500 | 29.200 | 31.500 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| MIDR |  | - | 9.500 | 12.100 | 8.100 | 10.300 | 8.100 | 10.300 | 8.100 | 10.300 |
| MIDW |  | - | 10.300 | 12.000 | 8.800 | 10.200 | 8.800 | 10.200 | 8.800 | 10.200 |
| INSTR |  | No match | 19.300 | 21.800 | 16.600 | 18.400 | 16.600 | 18.400 | 16.600 | 18.400 |
|  | Match | Head | 10.300 | 12.800 | 9.100 | 10.900 | 9.100 | 10.900 | 9.100 | 10.900 |
|  |  | End | 51.100 | 54.200 | 42.700 | 44.900 | 42.700 | 44.900 | 42.700 | 44.900 |
| EMOD | - |  | 10.300 | 11.800 | 9.600 | 11.000 | 9.600 | 11.000 | 9.600 | 11.000 |
| EREXP | - |  | 19.300 | 21.000 | 18.800 | 20.100 | 18.800 | 20.100 | 18.800 | 20.100 |
| STRINS (s, d, n) | $s=128 / d=40 / n=1$ |  | 41.100 | 54.200 | 35.300 | 47.600 | 35.300 | 47.600 | 35.300 | 47.600 |
|  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=48$ |  | 56.700 | 81.400 | 48.600 | 61.700 | 48.600 | 61.700 | 48.600 | 61.700 |
| STRDEL (s, d, n) | $s=128 / d=40 / n=1$ |  | 39.000 | 49.500 | 34.800 | 44.600 | 34.800 | 44.600 | 34.800 | 44.600 |
|  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=48$ |  | 36.000 | 45.200 | 29.200 | 38.100 | 29.200 | 38.100 | 29.200 | 38.100 |
| SIN | single precision |  | 4.500 | 6.200 | 4.100 | 5.700 | 4.100 | 5.700 | 4.100 | 5.700 |
| COS | single precision |  | 4.300 | 6.000 | 4.000 | 5.600 | 4.000 | 5.600 | 4.000 | 5.600 |
| TAN | single precision |  | 5.100 | 7.200 | 5.100 | 6.700 | 5.100 | 6.700 | 5.100 | 6.700 |
| ASIN | single precision |  | 6.100 | 8.900 | 5.900 | 8.500 | 5.900 | 8.500 | 5.900 | 8.500 |
| ACOS | single precision |  | 6.800 | 9.300 | 6.700 | 8.900 | 6.700 | 8.900 | 6.700 | 8.900 |
| ATAN | single precision |  | 4.000 | 6.500 | 3.900 | 6.000 | 3.900 | 6.000 | 3.900 | 6.000 |
| SIND | double precision |  | 8.800 | 14.300 | 8.500 | 13.800 | 8.500 | 13.800 | 8.500 | 13.800 |
| COSD | double precision |  | 9.300 | 15.100 | 8.800 | 14.600 | 8.800 | 14.600 | 8.800 | 14.600 |
| TAND | double precision |  | 11.200 | 16.900 | 10.800 | 16.500 | 10.800 | 16.500 | 10.800 | 16.500 |
| ASIND | double precision |  | 12.000 | 17.100 | 11.600 | 16.600 | 11.600 | 16.600 | 11.600 | 16.600 |
| ACOSD | double precision |  | 11.700 | 16.500 | 11.200 | 16.200 | 11.200 | 16.200 | 11.200 | 16.200 |
| ATAND | double precision |  | 9.500 | 14.200 | 9.100 | 13.800 | 9.100 | 13.800 | 9.100 | 13.800 |
| RAD | single precision |  | 2.500 | 4.800 | 2.100 | 4.300 | 2.100 | 4.300 | 2.100 | 4.300 |
| RADD | double precision |  | 4.000 | 9.600 | 3.600 | 9.200 | 3.600 | 9.200 | 3.600 | 9.200 |
| DEG | single precision |  | 2.500 | 4.700 | 2.200 | 4.400 | 2.200 | 4.400 | 2.200 | 4.400 |
| DEGD | double precision |  | 4.300 | 9.000 | 3.800 | 9.000 | 3.800 | 9.000 | 3.800 | 9.000 |
| SQR | single precision |  | 3.000 | 4.600 | 2.600 | 4.300 | 2.600 | 4.300 | 2.600 | 4.300 |
| SQRD | double precision |  | 5.600 | 11.500 | 5.200 | 11.000 | 5.200 | 11.000 | 5.200 | 11.000 |
| EVAL | Decimal point format all 2-digit specification |  | 23.300 | 30.400 | 22.800 | 29.000 | 22.800 | 29.000 | 22.800 | 29.000 |
|  | Exponent format all 6-digit specification |  | 23.300 | 30.500 | 22.500 | 29.000 | 22.500 | 29.000 | 22.500 | 29.000 |
| ASC (s, d, n) | $\mathrm{n}=1$ |  | 5.600 | 9.000 | 5.400 | 8.300 | 5.400 | 8.300 | 5.400 | 8.300 |
|  |  | $\mathrm{n}=96$ | 28.700 | 32.100 | 25.200 | 28.400 | 25.200 | 28.400 | 25.200 | 28.400 |
| HEX (s, d, n) |  | $\mathrm{n}=1$ | 6.000 | 9.700 | 5.400 | 9.000 | 5.400 | 9.000 | 5.400 | 9.000 |
|  |  | $\mathrm{n}=96$ | 35.600 | 39.800 | 31.300 | 35.000 | 31.300 | 35.000 | 31.300 | 35.000 |
| RIGHT (s, d, n) |  | $\mathrm{n}=1$ | 7.600 | 9.400 | 7.300 | 6.600 | 7.300 | 6.600 | 7.300 | 6.600 |
|  |  | $\mathrm{n}=96$ | 36.300 | 40.000 | 29.200 | 31.600 | 29.200 | 31.600 | 29.200 | 31.600 |
| $\operatorname{LEFT}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ |  | $\mathrm{n}=1$ | 6.500 | 8.900 | 5.900 | 8.200 | 5.900 | 8.200 | 5.900 | 8.200 |
|  | $\mathrm{n}=96$ |  | 36.200 | 39.700 | 29.200 | 31.500 | 29.200 | 31.500 | 29.200 | 31.500 |
| MIDR |  | - | 9.500 | 12.100 | 8.100 | 10.300 | 8.100 | 10.300 | 8.100 | 10.300 |
| MIDW |  | - | 10.300 | 12.000 | 8.800 | 10.200 | 8.800 | 10.200 | 8.800 | 10.200 |
| INSTR | No match |  | 19.300 | 21.800 | 16.600 | 18.400 | 16.600 | 18.400 | 16.600 | 18.400 |
|  | Match | Head | 10.300 | 12.800 | 9.100 | 10.900 | 9.100 | 10.900 | 9.100 | 10.900 |
|  |  | End | 51.100 | 54.200 | 42.700 | 44.900 | 42.700 | 44.900 | 42.700 | 44.900 |
| EMOD |  | - | 10.300 | 11.800 | 9.600 | 11.000 | 9.600 | 11.000 | 9.600 | 11.000 |
| EREXP |  | - | 19.300 | 21.000 | 18.800 | 20.100 | 18.800 | 20.100 | 18.800 | 20.100 |
| STRINS (s, d, n) | $s=128 / d=40 / n=1$ |  | 41.100 | 54.200 | 35.300 | 47.600 | 35.300 | 47.600 | 35.300 | 47.600 |
|  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=48$ |  | 56.700 | 81.400 | 48.600 | 61.700 | 48.600 | 61.700 | 48.600 | 61.700 |
| STRDEL (s, d, n) | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=1$ |  | 39.000 | 49.500 | 34.800 | 44.600 | 34.800 | 44.600 | 34.800 | 44.600 |
|  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=48$ |  | 36.000 | 45.200 | 29.200 | 38.100 | 29.200 | 38.100 | 29.200 | 38.100 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| SIN |  | single precision | 4.500 | 6.200 | 4.100 | 5.700 | 4.100 | 5.700 | 4.100 | 5.700 |
| COS |  | single precision | 4.300 | 6.000 | 4.000 | 5.600 | 4.000 | 5.600 | 4.000 | 5.600 |
| TAN |  | single precision | 5.100 | 7.200 | 5.100 | 6.700 | 5.100 | 6.700 | 5.100 | 6.700 |
| ASIN |  | single precision | 6.100 | 8.900 | 5.900 | 8.500 | 5.900 | 8.500 | 5.900 | 8.500 |
| ACOS |  | single precision | 6.800 | 9.300 | 6.700 | 8.900 | 6.700 | 8.900 | 6.700 | 8.900 |
| ATAN |  | single precision | 4.000 | 6.500 | 3.900 | 6.000 | 3.900 | 6.000 | 3.900 | 6.000 |
| SIND |  | double precision | 8.800 | 14.300 | 8.500 | 13.800 | 8.500 | 13.800 | 8.500 | 13.800 |
| COSD |  | double precision | 9.300 | 15.100 | 8.800 | 14.600 | 8.800 | 14.600 | 8.800 | 14.600 |
| TAND |  | double precision | 11.200 | 16.900 | 10.800 | 16.500 | 10.800 | 16.500 | 10.800 | 16.500 |
| ASIND |  | double precision | 12.000 | 17.100 | 11.600 | 16.600 | 11.600 | 16.600 | 11.600 | 16.600 |
| ACOSD |  | double precision | 11.700 | 16.500 | 11.200 | 16.200 | 11.200 | 16.200 | 11.200 | 16.200 |
| ATAND |  | double precision | 9.500 | 14.200 | 9.100 | 13.800 | 9.100 | 13.800 | 9.100 | 13.800 |
| RAD |  | single precision | 2.500 | 4.800 | 2.100 | 4.300 | 2.100 | 4.300 | 2.100 | 4.300 |
| RADD |  | double precision | 4.000 | 9.600 | 3.600 | 9.200 | 3.600 | 9.200 | 3.600 | 9.200 |
| DEG |  | single precision | 2.500 | 4.700 | 2.200 | 4.400 | 2.200 | 4.400 | 2.200 | 4.400 |
| DEGD |  | double precision | 4.300 | 9.000 | 3.800 | 9.000 | 3.800 | 9.000 | 3.800 | 9.000 |
| SQR |  | single precision | 3.000 | 4.600 | 2.600 | 4.300 | 2.600 | 4.300 | 2.600 | 4.300 |
| SQRD |  | double precision | 5.600 | 11.500 | 5.200 | 11.000 | 5.200 | 11.000 | 5.200 | 11.000 |
| $\operatorname{EXP}(\mathrm{s}, \mathrm{d})$ | single precision | $\mathrm{s}=-10$ | 4.000 | 6.100 | 3.800 | 5.500 | 3.800 | 5.500 | 3.800 | 5.500 |
|  |  | $\mathrm{s}=1$ | 4.000 | 6.100 | 3.800 | 5.600 | 3.800 | 5.600 | 3.800 | 5.600 |
| $\operatorname{EXPD}(\mathrm{s}, \mathrm{d})$ | double precision | $\mathrm{S}=-10$ | 8.700 | 13.900 | 8.200 | 13.500 | 8.200 | 13.500 | 8.200 | 13.500 |
|  |  | $\mathrm{s}=1$ | 8.400 | 13.600 | 8.000 | 13.200 | 8.000 | 13.200 | 8.000 | 13.200 |
| LOG (s, d) | single precision | $\mathrm{S}=1$ | 4.100 | 6.900 | 3.800 | 6.400 | 3.800 | 6.400 | 3.800 | 6.400 |
|  |  | $\mathrm{s}=10$ | 5.600 | 8.200 | 5.200 | 7.700 | 5.200 | 7.700 | 5.200 | 7.700 |
| LOGD (s, d) | double precision | $\mathrm{s}=1$ | 8.100 | 13.000 | 7.700 | 12.500 | 7.700 | 12.500 | 7.700 | 12.500 |
|  |  | $\mathrm{s}=10$ | 9.700 | 14.800 | 9.200 | 14.300 | 9.200 | 14.300 | 9.200 | 14.300 |
| RND |  | - | 1.200 | 2.300 | 0.800 | 1.800 | 0.800 | 1.800 | 0.800 | 1.800 |
| SRND |  | - | 1.400 | 2.400 | 1.100 | 2.000 | 1.100 | 2.000 | 1.100 | 2.000 |
| BSQR (s, d) |  | $\mathrm{S}=0$ | 1.800 | 3.300 | 1.600 | 2.800 | 1.600 | 2.800 | 1.600 | 2.800 |
|  |  | S $=9999$ | 5.100 | 8.800 | 5.100 | 8.000 | 5.100 | 8.000 | 5.100 | 8.000 |
| BDSQR (s, d) |  | $\mathrm{s}=0$ | 1.900 | 3.400 | 1.500 | 3.000 | 1.500 | 3.000 | 1.500 | 3.000 |
|  |  | S $=99999999$ | 7.500 | 10.200 | 7.500 | 9.900 | 7.500 | 9.900 | 7.500 | 9.900 |
| BSIN |  | - | 8.600 | 15.100 | 8.100 | 14.500 | 8.100 | 14.500 | 8.100 | 14.500 |
| BCOS |  | - | 7.800 | 14.400 | 7.800 | 13.700 | 7.800 | 13.700 | 7.800 | 13.700 |
| BTAN |  | - | 9.000 | 13.800 | 9.000 | 13.300 | 9.000 | 13.300 | 9.000 | 13.300 |
| BASIN |  | - | 10.600 | 13.400 | 10.100 | 12.800 | 10.100 | 12.800 | 10.100 | 12.800 |
| BACOS |  | - | 11.600 | 14.400 | 11.100 | 14.100 | 11.100 | 14.100 | 11.100 | 14.100 |
| BATAN |  | - | 9.800 | 11.700 | 9.100 | 10.900 | 9.100 | 10.900 | 9.100 | 10.900 |
| POW (s1, s2, d) | single precision | $\begin{aligned} & \mathrm{s} 1=12.3 \mathrm{E}+5 ; \\ & \mathrm{s} 2=3.45 \mathrm{E}+0 \end{aligned}$ | 8,750 | 11.400 | 8.400 | 10.900 | 8.400 | 10.900 | 8.400 | 10.900 |
| POWD (s1, s2, d) | double precision | s1 $=12.3 \mathrm{E}+5$; |  |  |  |  |  |  |  |  |
| LOG10 | single precision |  | 18.600 | 27.200 | 18.200 | 26.500 | 18.200 | 26.500 | 18.200 | 26.500 |
| LOG10D | double precision |  |  |  |  |  |  |  |  |  |
| LIMIT | - |  | 5.900 | 8.550 | 5.700 | 8.050 | 5.700 | 8.050 | 5.700 | 8.050 |
| DLIMIT | - |  | 11.500 | 19.400 | 11.100 | 18.600 | 11.100 | 18.600 | 11.100 | 18.600 |
| BAND | - |  | 2.800 | 3.100 | 2.400 | 2.700 | 2.400 | 2.700 | 2.400 | 2.700 |
| DBAND | - |  | 3.200 | 3.500 | 2.800 | 3.000 | 2.800 | 3.000 | 2.800 | 3.000 |
| ZONE | - |  | 3.000 | 4.300 | 2.700 | 3.800 | 2.700 | 3.800 | 2.700 | 3.800 |
| DZONE | - |  | 3.600 | 5.100 | 3.300 | 4.600 | 3.300 | 4.600 | 3.300 | 4.600 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| SCL (s1, s2, d) | SM750 = ON | Point No. 1 < s1 < Point No. 2 | 13.200 | 23.600 | 12.300 | 22.500 | 12.300 | 22.500 | 12.300 | 22.500 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.300 | 23.600 | 12.600 | 22.700 | 12.600 | 22.700 | 12.600 | 22.700 |
|  | SM750 = OFF | Point No. 1 < s1 < Point No. 2 | 12.000 | 23.100 | 11.400 | 22.200 | 11.400 | 22.200 | 11.400 | 22.200 |
|  |  | Point No. $9<$ s1 < Point No. 10 | 14.100 | 25.300 | 12.800 | 23.900 | 12.800 | 23.900 | 12.800 | 23.900 |
| DSCL (s1, s2, d) | SM750 = ON | Point No. 1 < s1 < Point No. 2 | 12.800 | 23.800 | 11.900 | 23.000 | 11.900 | 23.000 | 11.900 | 23.000 |
|  |  | Point No. 9 < s1 < Point No. 10 | 12.900 | 23.900 | 12.100 | 23.000 | 12.100 | 23.000 | 12.100 | 23.000 |
|  | SM750 $=0$ FF | Point No. 1 < s1 < Point No. 2 | 11.500 | 22.400 | 10.900 | 21.500 | 10.900 | 21.500 | 10.900 | 21.500 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.800 | 24.900 | 12.700 | 23.600 | 12.700 | 23.600 | 12.700 | 23.600 |
| SCL2 (s1, s2, d) | SM750 = ON | Point No. 1 < s1 < Point No. 2 | 12.700 | 24.200 | 11.900 | 23.300 | 11.900 | 23.300 | 11.900 | 23.300 |
|  |  | Point No. 9 < s1 < Point No. 10 | 12.900 | 24.600 | 12.100 | 23.300 | 12.100 | 23.300 | 12.100 | 23.300 |
|  | SM750 $=0$ FF | Point No. 1 < s1 < Point No. 2 | 12.300 | 23.400 | 11.500 | 22.600 | 11.500 | 22.600 | 11.500 | 22.600 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.700 | 25.000 | 12.600 | 23.900 | 12.600 | 23.900 | 12.600 | 23.900 |
| DSCL2 (s1, s2, d) | SM750 = 0N | Point No. 1 < s1 < Point No. 2 | 12.600 | 23.800 | 11.800 | 22.900 | 11.800 | 22.900 | 11.800 | 22.900 |
|  |  | Point No. 9 < s 1 < Point No. 10 | 13.000 | 23.900 | 12.200 | 22.800 | 12.200 | 22.800 | 12.200 | 22.800 |
|  | SM750 $=0$ FF | Point No. 1 < s1 < Point No. 2 | 11.500 | 22.400 | 11.000 | 21.400 | 11.000 | 21.400 | 11.000 | 21.400 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.900 | 24.900 | 12.800 | 23.600 | 12.800 | 23.600 | 12.800 | 23.600 |
| RSET | Standard RAM |  | 3.000 | 6.300 | 2.700 | 5.900 | 2.700 | 5.900 | 2.700 | 5.900 |
|  |  | SRAM card | 3.000 | 6.400 | 2.600 | 5.800 | 2.600 | 5.800 | 2.600 | 5.800 |
| QDRSET | SRAM card to standard RAM |  | 120.000 | 134.000 | 115.000 | 134.000 | 115.000 | 134.000 | 115.000 | 134.000 |
|  | Standard RAM to SRAM card |  | 533.000 | 560.000 | 520.000 | 553.000 | 520.000 | 553.000 | 520.000 | 553.000 |
| QCDSET | SRAM card to standard ROM |  | 306.000 | 346.000 | 305.000 | 346.000 | 305.000 | 346.000 | 305.000 | 346.000 |
|  | Standard ROM to SRAM card |  | 311.000 | 342.000 | 300.000 | 334.000 | 300.000 | 334.000 | 300.000 | 334.000 |
| DATERD |  | - | 3.200 | 5.000 | 2.500 | 4.200 | 2.500 | 4.200 | 2.500 | 4.200 |
| DATEWR |  | - | 4.900 | 9.700 | 4.100 | 8.900 | 4.100 | 8.900 | 4.100 | 8.900 |
| DATE + | No digit increase |  | 5.100 | 8.000 | 4.700 | 6.600 | 4.700 | 6.600 | 4.700 | 6.600 |
|  |  | Digit increase | 5.700 | 8.000 | 4.600 | 6.500 | 4.600 | 6.500 | 4.600 | 6.500 |
| DATE - | No digit increase |  | 5.800 | 8.500 | 4.600 | 7.000 | 4.600 | 7.000 | 4.600 | 7.000 |
|  | Digit increase |  | 5.700 | 7.400 | 4.600 | 6.500 | 4.600 | 6.500 | 4.600 | 6.500 |
| SECOND | - |  | 2.600 | 3.900 | 2.200 | 3.400 | 2.200 | 3.400 | 2.200 | 3.400 |
| HOUR | - |  | 2.900 | 4.800 | 2.400 | 4.300 | 2.400 | 4.300 | 2.400 | 4.300 |
| LDDT $=$ | Comparison of specified date | continuity | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | no continuity | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  | no continuity | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
| ANDDT= | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of | continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  | specified date | no continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  | Comparison of | continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | current date | no continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
| ORDT= | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  | no continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
| LDDT <> | Comparison of specified date | continuity | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | no continuity | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  | no continuity | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ANDDT<> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | no continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  | no continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
| ORDT<> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  | no continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
| LDDT> | Comparison of specified date | continuity | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | no continuity | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  | no continuity | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
| ANDDT> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | no continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  | no continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
| ORDT> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  | no continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
| LDDT<= | Comparison of specified date | continuity | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | no continuity | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  | no continuity | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
| ANDDT<= | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | no continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  | no continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
| ORDT<= | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  | no continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
| LDDT< | Comparison of specified date | continuity | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | no continuity | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  | no continuity | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
| ANDDT< | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | no continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  | no continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ORDT< | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  | no continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
| LDDT>= | Comparison of specified date | continuity | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | no continuity | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  | no continuity | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
| ANDDT>= | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | no continuity | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  | no continuity | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
| ORDT>= | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  | no continuity | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
| LDTM $=$ | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current clock | continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  | no continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
| ANDTM $=$ | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | no continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  | Comparison of current clock | continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
| ORTM $=$ | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  | Comparison of current clock | continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
| LDTM<> | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current clock | continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  | no continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
| ANDTM<> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | no continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  | Comparison of current clock | continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
| ORTM<> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  | Comparison of current clock | continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  | no continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| LDTM> | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current clock | continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  | no continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
| ANDTM> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | no continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  | Comparison of current clock | continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
| ORTM> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  | Comparison of current clock | continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  | no continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
| LDTM<> | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current clock | continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  | no continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
| ANDTM<> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | no continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  | Comparison of current clock | continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
| ORTM<> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  | Comparison of current clock | continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  | no continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
| LDTM> | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current clock | continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  | no continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
| ANDTM> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | no continuity | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  | Comparison of current clock | continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
| ORTM> | not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  | Comparison of current clock | continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  | no continuity | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
| LDTM< | Comparison of specified clock | continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | no continuity | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  | Comparison of current clock | continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  | no continuity | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| ANDTM< | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.240 |
|  | Comparison of specified clock | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  | Comparison of current clock | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
| ORTM< | not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.240 |
|  | Comparison of specified clock | continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  | no continuity | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  | Comparison of current clock | continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  | no continuity | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
| S.DATERD |  |  | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 |
| S.DATE + | No digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 |
|  | Digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 |
| S.DATE - | No digit increase |  | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 |
|  | Digit increase |  | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 |
| PSTOP | - |  | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 |
| POFF | - |  | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 |
| PSCAN | - |  | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 |
| WDT | - |  | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 |
| DUTY | - |  | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 |
| TIMCHK | - |  | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 |
| ZRRDB | File register of standard RAM |  | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 |
|  | File register of SRAM card |  | - | - | - | - | - | - | - | - |
| ZRWRB | File register of standard RAM |  | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 |
|  | File register of SRAM card |  | - | - | - | - | - | - | - | - |
| ADRSET | - |  | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 |
| ZPUSH | - |  | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 |
| ZPOP | - |  | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 |
| S.ZCOM | When mounting CC-Link module (Master station side) |  | 19.600 | 26.500 | 19.300 | 26.000 | 19.300 | 26.000 | 19.300 | 26.000 |
|  | When mounting CC-Link module (Local station side) |  | 19.600 | 26.500 | 19.100 | 26.200 | 19.100 | 26.200 | 19.100 | 26.200 |
|  | When mounting MELSECNET/H module, CC-Link IE module (Control station side) |  | 53.500 | 73.500 | 53.000 | 72.700 | 53.000 | 72.700 | 53.000 | 72.700 |
|  | When mounting MELSECNET/H module, CC-Link IE module (Normal station side) |  | 29.800 | 41.200 | 29.800 | 40.600 | 29.800 | 40.600 | 29.800 | 40.600 |
| S.RTREAD |  |  | 5.900 | 11.000 | 5.400 | 10.500 | 5.400 | 10.500 | 5.400 | 10.500 |
| S.RTWRITE |  |  | 6.700 | 11.100 | 6.000 | 10.400 | 6.000 | 10.400 | 6.000 | 10.400 |
| UNIRD (n1, d, n2) |  |  | 4.000 | 8.400 | 3.700 | 8.000 | 3.700 | 8.000 | 3.700 | 8.000 |
|  | $\mathrm{n} 2=16$ |  | 12.500 | 17.000 | 12.200 | 16.600 | 12.200 | 16.600 | 12.200 | 16.600 |
| TYPERD |  |  | 29.800 | 53.000 | 29.500 | 52.300 | 29.500 | 52.300 | 29.500 | 52.300 |
| TRACE |  |  | 46.600 | 48.300 | 43.800 | 44.700 | 43.800 | 44.700 | 43.800 | 44.700 |
| TRACER |  |  | 3.300 | 6.800 | 2.600 | 6.000 | 2.600 | 6.000 | 2.600 | 6.000 |
| RBMOV (s, d, n) | When standard RAM is used | 1 point | 11.300 | 16.800 | 9.200 | 15.100 | 9.200 | 15.100 | 9.200 | 15.100 |
|  |  | 1000 points | 120.700 | 127.100 | 61.000 | 68.600 | 61.000 | 68.600 | 61.000 | 68.600 |
|  | When SRAM card is used | 1 point | 11.200 | 16.700 | 9.400 | 15.600 | 9.400 | 15.600 | 9.400 | 15.600 |
|  |  | 1000 points | 180.700 | 187.100 | 165.000 | 172.600 | 165.000 | 172.600 | 165.000 | 172.600 |
| SP.FWRITE | - |  | 6.700 | 11.100 | 6.000 | 10.400 | 6.000 | 10.400 | 6.000 | 10.400 |
| SP.FREAD | - |  | 5.900 | 11.000 | 5.400 | 10.500 | 5.400 | 10.500 | 5.400 | 10.500 |
| SP.DEVST | - |  | 4.500 | 36.500 | 4.000 | 34.500 | 4.000 | 34.500 | 4.000 | 34.500 |
| S.DEVLD | - |  | 11.000 | 17.800 | 10.000 | 17.000 | 10.000 | 17.000 | 10.000 | 17.000 |
| $\begin{array}{\|l\|} \hline \text { S.TO } \\ \text { (n1, n2, n3, n4, d) } \end{array}$ | Writing to host CPU shared memory | n4 = 1 | 34.700 | 34.900 | 33.500 | 34.400 | 33.500 | 34.400 | 33.500 | 34.400 |
|  |  | $\mathrm{n} 4=320$ | 85.900 | 87.600 | 75.200 | 75.500 | 75.200 | 75.500 | 75.200 | 75.500 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) |  | Q04/Q06UD(E)H |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)H } \end{aligned}$ |  | Q50/Q100UDEH |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| T0 (n1, n2, s, n3) | Writing to host CPU shared memory | n3 = 1 | 4.700 | 23.800 | 5.200 | 23.300 | 5.200 | 23.300 | 5.200 | 23.300 |
|  |  | n3 $=320$ | 57.500 | 76.200 | 47.100 | 64.500 | 47.100 | 64.500 | 47.100 | 64.500 |
| DT0 (n1, n2, s, n3) | Writing to host CPU shared memory | n3 $=1$ | 5.300 | 23.800 | 5.800 | 23.300 | 5.800 | 23.300 | 5.800 | 23.300 |
|  |  | n3 $=320$ | 111.300 | 128.400 | 91.500 | 108.500 | 91.500 | 108.500 | 91.500 | 108.500 |
| FROM (n1, n2, d, n3) | Reading from host CPU shared memory | n3 $=1$ | 5.000 | 23.800 | 4.300 | 23.300 | 4.300 | 23.300 | 4.300 | 23.300 |
|  |  | n3 $=320$ | 51.400 | 65.600 | 44.400 | 60.700 | 44.400 | 60.700 | 44.400 | 60.700 |
|  | Reading from other CPU shared memory | n3 $=1$ | 11.600 | 17.700 | 10.600 | 13.900 | 10.600 | 13.900 | 10.600 | 13.900 |
|  |  | n3 $=320$ | 142.000 | 160.000 | 142.000 | 149.000 | 142.000 | 149.000 | 142.000 | 149.000 |
|  |  | $\mathrm{n} 3=1000$ | 431.000 | 463.000 | 422.000 | 448.000 | 422.000 | 448.000 | 422.000 | 448.000 |
| DFRO (n1, n2, d, n3) | Reading from host CPU shared memory | n3 $=1$ | 5.200 | 23.800 | 5.600 | 23.300 | 5.600 | 23.300 | 5.600 | 23.300 |
|  |  | n3 $=320$ | 96.400 | 113.200 | 83.600 | 100.800 | 83.600 | 100.800 | 83.600 | 100.800 |
|  | Reading from other CPU shared memory | n3 $=1$ | 12.900 | 20.800 | 12.200 | 17.100 | 12.200 | 17.100 | 12.200 | 17.100 |
|  |  | n3 $=320$ | 277.000 | 299.000 | 274.000 | 291.000 | 274.000 | 291.000 | 274.000 | 291.000 |
|  |  | $\mathrm{n} 3=1000$ | 838.000 | 860.000 | 835.000 | 857.000 | 835.000 | 857.000 | 835.000 | 857.000 |
| $\begin{aligned} & \text { D.DDWR } \\ & (\mathrm{n}, \mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{aligned}$ | Writes devices to another CPU | $\mathrm{n}=1$ | 34.700 | 34.900 | 33.500 | 34.400 | 33.500 | 34.400 | 33.500 | 34.400 |
|  |  | $\mathrm{n}=16$ | 85.900 | 87.600 | 75.200 | 75.500 | 75.200 | 75.500 | 75.200 | 75.500 |
|  |  | $\mathrm{n}=96$ | 5.600 | 10.200 | 3.300 | 9.900 | 3.300 | 9.900 | 3.300 | 9.900 |
| $\begin{aligned} & \text { DP.DDWR } \\ & \text { (n, s1, s2, d1, d2) } \end{aligned}$ |  | $\mathrm{n}=1$ | 36.700 | 42.400 | 34.300 | 39.200 | 34.300 | 39.200 | 34.300 | 39.200 |
|  |  | $\mathrm{n}=16$ | 5.000 | 12.100 | 3.100 | 10.500 | 3.100 | 10.500 | 3.100 | 10.500 |
|  |  | $\mathrm{n}=96$ | 59.100 | 66.800 | 55.300 | 65.100 | 55.300 | 65.100 | 55.300 | 65.100 |
| $\begin{aligned} & \text { D.DDRD } \\ & (\mathrm{n}, \mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{aligned}$ | Reads devices from another CPU | $\mathrm{n}=1$ | 3.300 | 12.700 | 2.400 | 9.600 | 2.400 | 9.600 | 2.400 | 9.600 |
|  |  | $\mathrm{n}=16$ | 50.900 | 64.400 | 45.200 | 48.200 | 45.200 | 48.200 | 45.200 | 48.200 |
|  |  | $\mathrm{n}=96$ | 11.600 | 17.700 | 10.600 | 13.900 | 10.600 | 13.900 | 10.600 | 13.900 |
| $\begin{aligned} & \text { DP.DDRD } \\ & (\mathrm{n}, \mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{aligned}$ |  | $\mathrm{n}=1$ | 142.000 | 160.000 | 142.000 | 149.000 | 142.000 | 149.000 | 142.000 | 149.000 |
|  |  | $\mathrm{n}=16$ | 431.000 | 463.000 | 422.000 | 448.000 | 422.000 | 448.000 | 422.000 | 448.000 |
|  |  | n=96 | 6.700 | 12.600 | 2.800 | 9.900 | 2.800 | 9.900 | 2.800 | 9.900 |

Tab. A-23: Processing times for instructions other than subset instructions for Universal model QCPU (2)

Table of the time to be added when file register, extended data register, extended link register, module access device, and link direct device are used

- Q03UD(E) Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Device Name |  | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJ |  | Q00U | Q01U | Q02U |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Destination |  | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Word | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Double word | Source | 0.100 | 0.100 | 0.100 | 0.200 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.200 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Word | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.440 |
|  |  |  | Destination | - | - | - | 0.380 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Word | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Double word | Source | - | - | - | 0.320 |
|  |  |  | Destination | - | - | - | 0.300 |
| File register (ZR), <br> Extended data register (D), <br> Extended link register (W) | When standard RAM is used | Bit | Source | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  | Word | Source | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  | Double word | Source | 0.120 | 0.120 | 0.120 | 0.220 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.220 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | - | - | - | 0.240 |
|  |  |  | Destination | - | - | - | 0.200 |
|  |  | Word | Source | - | - | - | 0.240 |
|  |  |  | Destination | - | - | - | 0.200 |
|  |  | Double word | Source | - | - | - | 0.460 |
|  |  |  | Destination | - | - | - | 0.400 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | - | - | - | 0.180 |
|  |  |  | Destination | - | - | - | 0.160 |
|  |  | Word | Source | - | - | - | 0.180 |
|  |  |  | Destination | - | - | - | 0.160 |
|  |  | Double word | Source | - | - | - | 0.340 |
|  |  |  | Destination | - | - | - | 0.320 |
| Module access device <br> (Multiple CPU high speed transmission area) <br> (U3En\G10000) |  | Bit | Source | - | - | - | 12.000 |
|  |  | Destination | - | - | - | 17.300 |
|  |  | Word | Source | - | - | - | 9.700 |
|  |  | Destination | - | - | - | 33.000 |
|  |  | Double word | Source | - | - | - | 24.200 |
|  |  | Destination | - | - | - | 34.800 |

Tab. A-24: Processing times to be added for instructions other than subset instructions for Universal model CPU (1)

| Device Name | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJ | Q00U | Q01U | Q02U |
| Link direct device (Jn\} \square  )  | Bit | Source | - | - | - | 32.900 |
|  |  | Destination | - | - | - | 67.300 |
|  | Word | Source | - | - | - | 37.200 |
|  |  | Destination | - | - | - | 37.000 |
|  | Double word | Source | - | - | - | 39.500 |
|  |  | Destination | - | - | - | 41.900 |

Tab. A-24: Processing times to be added for instructions other than subset instructions for Universal model CPU (1)

- Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UDE(H)CPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

| Device Name |  | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E) |  | $\begin{gathered} \text { Q04/ } \\ \text { Q06UD(E)H } \end{gathered}$ | $\begin{gathered} \text { Q10/Q13/ } \\ \text { Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ | $\begin{aligned} & \text { Q50/ } \\ & \text { Q100UDEH } \end{aligned}$ |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  | Destination |  | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 | 0.095 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 | 0.086 | 0.086 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Word | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Double word | Source | 0.440 | 0.399 | 0.399 | 0.399 |
|  |  |  | Destination | 0.380 | 0.361 | 0.361 | 0.361 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Word | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Double word | Source | 0.320 | 0.304 | 0.304 | 0.304 |
|  |  |  | Destination | 0.300 | 0.295 | 0.295 | 0.295 |
| File register (ZR), <br> Extended data register (D), <br> Extended link register (W) | When standard RAM is used | Bit | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Word | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Double word | Source | 0.220 | 0.105 | 0.105 | 0.105 |
|  |  |  | Destination | 0.220 | 0.095 | 0.095 | 0.095 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM2MBS) | Bit | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Word | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Double word | Source | 0.460 | 0.409 | 0.409 | 0.409 |
|  |  |  | Destination | 0.400 | 0.371 | 0.371 | 0.371 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM8MBS) | Bit | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Word | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Double word | Source | 0.340 | 0.314 | 0.314 | 0.314 |
|  |  |  | Destination | 0.320 | 0.304 | 0.304 | 0.304 |
| Module access device (Un\G $\square$, U3En\G0 to G4095) |  | Bit | Source | 11.700 | 11.200 | 11.200 | 11.200 |
|  |  | Destination | 15.400 | 15.300 | 15.300 | 15.300 |
|  |  | Word | Source | 9.460 | 9.410 | 9.410 | 9.410 |
|  |  | Destination | 19.000 | 19.000 | 19.000 | 19.000 |
|  |  | Double word | Source | 11.000 | 10.900 | 10.900 | 10.900 |
|  |  | Destination | 18.800 | 18.700 | 18.700 | 18.700 |

Tab. A-25: Processing times to be added for instructions other than subset instructions for Universal model CPU (2)

| Device Name | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E) | $\begin{gathered} \text { Q04/ } \\ \text { Q06UD(E)H } \end{gathered}$ | $\begin{gathered} \text { Q10/Q13/ } \\ \text { Q20/ } \\ \text { Q26UD(E)H } \end{gathered}$ | $\begin{aligned} & \text { Q50/ } \\ & \text { Q100UDEH } \end{aligned}$ |
| Link direct device (Jn\} \square  )  | Bit | Source | 32.700 | 31.300 | 31.300 | 31.300 |
|  |  | Destination | 52.300 | 29.900 | 29.900 | 29.900 |
|  | Word | Source | 28.500 | 17.300 | 17.300 | 17.300 |
|  |  | Destination | 27.500 | 14.700 | 14.700 | 14.700 |
|  | Double word | Source | 30.300 | 18.100 | 18.100 | 18.100 |
|  |  | Destination | 30.600 | 15.700 | 15.700 | 15.700 |

Tab. A-25: Processing times to be added for instructions other than subset instructions for Universal model CPU (2)

## A. 4 Operation Processing Time of LCPU

NOTE - The processing time shown in section A.4.1 applies when the device used in an instruction meets the device condition for subset processing (for device condition triggering subset processing, refer to section 3.8.1).

- When using a file register (R, ZR), extended data register (D), and extended link register (W), add the processing time shown in table A-27 to that of the instruction.
- When using an F, T(ST) or C device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in table A-28.
- Since the processing time of an instruction varies depending on that of the cache function, both the minimum and maximum values are described in the table.


## A.4.1 Subset instruction processing time



Tab. A-26: Subset instruction processing time for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| LD<> | continuity |  | 0.120 |  | 0.0285 |  |
|  |  |  |  |  |  |  |
| AND<> | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| OR<> | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| LD> | continuity |  | 0.120 |  | 0.0285 |  |
|  | no continuity |  |  |  |  |  |
| AND> | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| OR> | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| LD<= | continuity |  | 0.120 |  | 0.0285 |  |
|  | no continuity |  |  |  |  |  |
| AND<= | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| OR<= | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  |  |  |  |  |  |
| LD< | continuity |  | 0.120 |  | 0.0285 |  |
|  | no continuity |  |  |  |  |  |
| AND< | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| OR< | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| LD>= | continuity |  | 0.120 |  | 0.0285 |  |
|  | no continuity |  |  |  |  |  |
| AND>= | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| OR>= | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| LDD= | continuity |  | 0.120 |  | 0.0285 |  |
|  | no continuity |  |  |  |  |  |
| ANDD= | not executed |  | 0.120 |  | 0.0285 |  |
|  | executed | continuity |  |  |  |  |
|  |  | no continuity |  |  |  |  |
| ORD= | not executed |  | 0.120 |  | 0.0285 |  |
|  |  | continuity |  |  |  |  |
|  | executed | no continuity |  |  |  |  |
| LDD $>$ |  |  |  |  |  |  |
| LDD<> |  |  |  |  |  |  |

Tab. A-26: Subset instruction processing time for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |  |
|  |  |  | Min. | Max. | Min. |  | Max. |
| ANDD<> |  |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| ORD<> | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| LDD> | continuity |  | 0.120 |  | 0.0285 |  |  |
|  | no continuity |  |  |  |  |  |  |
| ANDD> | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| ORD> | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| LDD<= | continuity |  | 0.120 |  | 0.0285 |  |  |
|  | no continuity |  |  |  |  |  |  |
| ANDD<= | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| ORD<= | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| LDD< | continuity |  | 0.120 |  | 0.0285 |  |  |
|  |  |  |  |  |  |  |  |
| ANDD< | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| ORD< | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| LDD>= | continuity |  | 0.120 |  | 0.0285 |  |  |
|  | no continuity |  |  |  |  |  |  |
| ANDD>= | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| ORD> $>$ | not executed |  | 0.120 |  | 0.0285 |  |  |
|  | executed | continuity |  |  |  |  |  |
|  |  | no continuity |  |  |  |  |  |
| + (s, d) | executed |  | 0.120 |  | 0.0285 |  |  |
| + (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |  |
| - (s, d) | executed |  | 0.120 |  | 0.0285 |  |  |
| - (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |  |
| $d+(s, d)$ | executed |  | 0.120 |  | 0.0285 |  |  |
| $d+(s 1, s 2, d)$ | executed |  | 0.160 |  | 0.038 |  |  |
| d- (s, d) | executed |  | 0.120 |  | 0.0285 |  |  |
| d - (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |  |
| * (s1, s2, d) | executed |  | 0.180 |  | 0.057 |  |  |
| / (s1, s2, d) | executed |  | 0.280 |  | 0.105 |  |  |
| d * (s1, s2, d) | executed |  | 0.260 |  | 0.095 |  |  |
| d/ (s1, s2, d) | executed |  | 0.400 |  | 0.162 |  |  |

Tab. A-26: Subset instruction processing time for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| B + (s, d) |  | executed | 3.100 | 6.800 | 2.900 | 4.100 |
| B + (s1, s2, d) |  | executed | 4.800 | 8.900 | 4.200 | 5.900 |
| B - ( s , d) |  | executed | 3.100 | 6.800 | 2.900 | 4.100 |
| B - (s1, s2, d) |  | executed | 4.800 | 8.900 | 4.200 | 4.600 |
| B * (s1, s2, d) |  | executed | 3.900 | 7.400 | 3.400 | 4.800 |
| B/ (s1, s2, d) |  | executed | 3.900 | 8.500 | 3.700 | 5.200 |
| $E+(s, d)$ | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 0.180 |  | 0.057 |  |
|  |  | $s=2^{127}, d=2^{127}$ | 0.180 |  | 0.057 |  |
| $E+(s 1, s 2, d)$ | single precision | $\mathrm{s} 1=0, \mathrm{~s} 2=0$ | 0.220 |  | 0.0665 |  |
|  |  | $s 1=2^{127}, s 2=2^{127}$ | 0.220 |  | 0.0665 |  |
| E- $(\mathrm{s}, \mathrm{d})$ | single precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 0.180 |  | 0.057 |  |
|  |  | $s=2^{127}, d=2^{127}$ | 0.180 |  | 0.057 |  |
| E - (s1, s2, d) | single precision | s1 $=0, \mathrm{~s} 2=0$ | 0.220 |  | 0.0665 |  |
|  |  | $s 1=2^{127}, s 2=2^{127}$ | 0.220 |  | 0.0665 |  |
| E * (s1, s2, d) | single precision | s1 $=0, \mathrm{~s} 2=0$ | 0.180 |  | 0.057 |  |
|  |  | $s 1=2^{127}, s 2=2^{127}$ | 0.180 |  | 0.057 |  |
| E/ (s1, s2, d) | single precision | $s 1=2^{127}, \mathrm{~s} 2=2^{127}$ | 3.900 | 8.500 | 0.285 |  |
| INC | executed |  | 0.080 |  | 0.019 |  |
| DINC | executed |  | 0.080 |  | 0.019 |  |
| DEC | executed |  | 0.080 |  | 0.019 |  |
| DDEC | executed |  | 0.080 |  | 0.019 |  |
| BCD | executed |  | 0.160 |  | 0.057 |  |
| DBCD | executed |  | 0.240 |  | 0.095 |  |
| BIN | executed |  | 0.100 |  | 0.0285 |  |
| DBIN | executed |  | 0.100 |  | 0.0285 |  |
| FLT | single precision | $\mathrm{S}=0$ | 0.100 |  | 0.0475 |  |
|  |  | S = 7FFFH | 0.140 |  | 0.0475 |  |
| DFLT | single precision | $\mathrm{S}=0$ | 0.140 |  | 0.0475 |  |
|  |  | s = 7FFFFFFFH | 0.140 |  | 0.0475 |  |
| INT | single precision | $\mathrm{s}=0$ | 0.140 |  | 0.0475 |  |
|  |  | $\mathrm{s}=32766.5$ | 0.140 |  | 0.0475 |  |
| DINT | single precision | $\mathrm{s}=0$ | 0.140 |  | 0.0475 |  |
|  |  | $s=1234567890.3$ | 0.140 |  | 0.0475 |  |
| MOV | - |  | 0.080 |  | 0.019 |  |
| DMOV | - |  | 0.080 |  | 0.019 |  |
| EMOV | - |  | 0.080 |  | 0.019 |  |
| CML | - |  | 0.080 |  | 0.019 |  |
| DCML | - |  | 0.080 |  | 0.019 |  |
| BMOV | SM237=0N | $\mathrm{n}=1$ | 3.600 | 4.100 | 2.900 | 3.200 |
|  |  | $\mathrm{n}=96$ | 4.500 | 4.700 | 3.400 | 3.700 |
|  | SM237 $=0$ FF | $\mathrm{n}=1$ | 5.000 | 7.400 | 4.200 | 5.500 |
|  |  | $\mathrm{n}=96$ | 6.000 | 7.900 | 4.700 | 6.000 |
| FMOV | SM237=ON | $\mathrm{n}=1$ | 5.900 | 6.800 | 2.800 | 3.200 |
|  |  | $\mathrm{n}=96$ | 6.300 | 11.000 | 3.000 | 5.200 |
|  | SM237=0FF | $\mathrm{n}=1$ | 7.000 | 8.000 | 3.400 | 3.800 |
|  |  | $\mathrm{n}=96$ | 5.200 | 6.900 | 3.600 | 5.800 |
| XCH |  | - | 2.100 | 4.100 | 1.800 | 2.300 |
| DXCH |  | - | 2.200 | 4.200 | 2.100 | 2.900 |

Tab. A-26: Subset instruction processing time for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LO2CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| DFMOV | SM237=0N | $\mathrm{n}=1$ | 2.000 | 3.200 | 1.750 | 1.750 |
|  |  | $\mathrm{n}=96$ | 5.600 | 6.100 | 3.650 | 4.150 |
|  | SM237 $=0 \mathrm{FF}$ | $\mathrm{n}=1$ | 2.900 | 4.600 | 2.250 | 3.150 |
|  |  | $\mathrm{n}=96$ | 6.100 | 8.200 | 4.200 | 5.500 |
| CJ | - |  | 2.100 | 2.900 | 1.100 | 2.400 |
| SCJ | - |  | 2.100 | 2.900 | 1.100 | 2.400 |
| JMP | - |  | 2.100 | 2.900 | 1.100 | 2.400 |
| WAND (s, d) | executed |  | 0.120 |  | 0.0285 |  |
| WAND (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| DAND ( $\mathrm{s}, \mathrm{d}$ ) | executed |  | 0.120 |  | 0.0285 |  |
| DAND (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| WOR (s, d) | executed |  | 0.120 |  | 0.0285 |  |
| WOR (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| DOR (s, d) | executed |  | 0.120 |  | 0.0285 |  |
| DOR (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| WXOR (s, d) | executed |  | 0.120 |  | 0.0285 |  |
| WXOR (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| DXOR (s, d) | executed |  | 0.120 |  | 0.0285 |  |
| DXOR (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| WXNR (s, d) | executed |  | 0.120 |  | 0.0285 |  |
| WXNR (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| DXNR (s, d) | executed |  | 0.120 |  | 0.0285 |  |
| DXNR (s1, s2, d) | executed |  | 0.160 |  | 0.038 |  |
| ROR (d, n) |  | $\mathrm{n}=1$ | 2.200 | 4.900 | 1.700 | 2.500 |
|  |  | $\mathrm{n}=15$ | 2.200 | 4.900 | 1.700 | 2.500 |
| RCR (d, n) |  | $\mathrm{n}=1$ | 2.100 | 4.800 | 1.700 | 3.200 |
|  |  | $\mathrm{n}=15$ | 2.100 | 4.800 | 1.700 | 3.200 |
| ROL (d, n) |  | $\mathrm{n}=1$ | 2.100 | 4.800 | 1.800 | 3.200 |
|  |  | $\mathrm{n}=15$ | 2.100 | 4.800 | 1.800 | 3.200 |
| RCL (d, n) |  | $\mathrm{n}=1$ | 2.100 | 5.200 | 1.800 | 2.200 |
|  |  | $\mathrm{n}=15$ | 2.100 | 5.200 | 1.800 | 2.200 |
| DROR (d, n) |  | $\mathrm{n}=1$ | 2.200 | 5.200 | 1.900 | 2.700 |
|  |  | $\mathrm{n}=31$ | 2.200 | 5.200 | 1.900 | 2.700 |
| DRCR (d, n) |  | $\mathrm{n}=1$ | 2.200 | 5.900 | 1.900 | 4.200 |
|  |  | $\mathrm{n}=31$ | 2.200 | 5.900 | 1.900 | 4.200 |
| DROL (d, n) |  | $\mathrm{n}=1$ | 2.200 | 4.900 | 1.800 | 3.300 |
|  |  | $\mathrm{n}=31$ | 2.200 | 4.900 | 1.800 | 3.300 |
| DRCL (d, n) |  | $\mathrm{n}=1$ | 2.200 | 5.900 | 1.900 | 3.800 |
|  |  | $\mathrm{n}=31$ | 2.200 | 5.900 | 1.900 | 3.800 |
| SFR (d, n) |  | $\mathrm{n}=1$ | 2.200 | 4.600 | 1.700 | 2.600 |
|  |  | $\mathrm{n}=15$ | 2.200 | 4.600 | 1.700 | 2.600 |
| SFL (d, n) |  | $\mathrm{n}=1$ | 2.200 | 4.600 | 1.800 | 2.700 |
|  |  | $\mathrm{n}=15$ | 2.200 | 4.600 | 1.800 | 2.700 |
| DSFR (d, n) |  | $\mathrm{n}=1$ | 2.200 | 6.100 | 2.200 | 4.300 |
|  |  | $\mathrm{n}=96$ | 33.400 | 38.100 | 23.900 | 26.100 |
| DSFL (d, n) |  | $\mathrm{n}=1$ | 2.200 | 6.100 | 2.100 | 4.000 |
|  |  | $\mathrm{n}=96$ | 33.500 | 38.000 | 23.700 | 25.800 |
| SUM |  | $\mathrm{s}=0$ | 3.000 | 4.800 | 2.900 | 3.600 |
|  |  | S = FFFFH | 3.000 | 4.900 | 2.900 | 3.600 |
| SEG |  | executed | 1.700 | 3.600 | 1.500 | 2.100 |

Tab. A-26: Subset instruction processing time for LCPU

| Instruction | Condition (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | L02CPU |  | L26CPU-BT |  |
|  |  | Min. | Max. | Min. | Max. |
| FOR | - | 1.300 | 3.200 | 0.870 | 2.100 |
| CALL pn | Internal file pointer | 2.600 | 4.000 | 2.300 | 3.600 |
|  | Common pointer | 4.600 | 13.500 | 3.200 | 4.900 |
| CALL pn s1 to s5 | - | 31.200 | 36.000 | 26.100 | 29.300 |

Tab. A-26: Subset instruction processing time for LCPU

NOTE For the instructions for which a leading edge instruction $(\square P)$ is not described, the processing time is the same as an ON execution instruction.

Example: MOVP instruction, WANDP instruction etc.

Table of the time to be added when file register, extended data register, and extended link register are used

| Device Name |  | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | L02CPU |  | L26CPU-BT |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 |
|  |  | Destination |  | 0.220 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 |
| File register (ZR), Extended data register (D), Extended link register (W) | When standard RAM is used | Bit | Source | 0.140 | 0.057 |
|  |  |  | Destination | 0.280 | 0.048 |
|  |  | Word | Source | 0.140 | 0.057 |
|  |  |  | Destination | 0.140 | 0.048 |
|  |  | Double word | Source | 0.240 | 0.105 |
|  |  |  | Destination | 0.240 | 0.095 |

Tab. A-27: Processing times to be added for instructions other than subset instruction for LCPU

Table of the time to be added when $\mathrm{F} / \mathrm{T}(\mathrm{ST}) / \mathrm{C}$ device is used in OUT/SET/RST instruction

| Instruction Name | Device Name | Condition |  | Processing time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU | L26CPU-BT |
| OUT | F | not executed |  | 2.000 | 1.570 |
|  |  | executed | when displayed | 53.100 | 38.090 |
|  |  |  | display completed | 53.000 | 37.980 |
|  | T(ST), C | not executed |  | 0.120 | 0.030 |
|  |  | executed | when displayed | 0.120 | 0.030 |
|  |  |  | display completed | 0.120 | 0.030 |
| SET | F | not executed |  | 0.040 | 0.010 |
|  |  | executed | when displayed | 52.000 | 40.600 |
|  |  |  | display completed | 43.600 | 37.900 |
| RST | F | not executed |  | 0.040 | 0.010 |
|  |  | d | when displayed | 45.700 | 36.600 |
|  |  | executed | display completed | 19.000 | 16.190 |
|  | T(ST), C | not executed |  | 0.120 | 0.030 |
|  |  | executed |  | 0.120 | 0.030 |

Tab. A-28: Processing times to be added for LCPU and OUT/SET/RST instructions

## A.4.2 Processing time of instructions other than subset instruction

NOTE - The processing time shown in table A-29 applies when the device used in an instruction does not meet the device condition for subset processing (for device condition that does not trigger subset processing, refer to section 3.8.1).

- For instructions not shown in the following table, refer to table A-26 in section A.4.1.
- When using a file register ( $R, Z R$ ), extended data register ( $D$ ), extended link register ( $W$ ), and module access device (Un/G■), add the processing time shown in table A-30 to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cache function, both the minimum and maximum values are described in the table.


Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| LDE<> | single precision | continuity |  | 3.900 | 10.000 |  | 0.0285 |
|  |  | no continuity |  | 3.900 | 10.000 |  | 0.0285 |
| ANDE<> | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.400 | 9.300 |  | 0.0285 |
|  |  |  | no continuity | 3.400 | 9.300 |  | 0.0285 |
| ORE<> | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.400 | 9.300 |  | 0.0285 |
|  |  | executed | no continuity | 3.400 | 9.300 |  | 0.0285 |
| LDE> | single precision | continuity |  | 3.900 | 10.000 |  | 0.0285 |
|  |  | no continuity |  | 3.900 | 10.000 |  | 0.0285 |
| ANDE> | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.400 | 9.300 |  | 0.0285 |
|  |  |  | no continuity | 3.400 | 9.300 |  | 0.0285 |
| ORE> | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.500 | 8.500 |  | 0.0285 |
|  |  | executed | no continuity | 3.500 | 8.500 |  | 0.0285 |
| LDE<= | single precision | continuity |  | 3.900 | 10.000 |  | 0.0285 |
|  |  | no continuity |  | 3.900 | 10.000 |  | 0.0285 |
| ANDE<= | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.400 | 9.300 |  | 0.0285 |
|  |  | executed | no continuity | 3.400 | 9.300 |  | 0.0285 |
| ORE< $<$ | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.500 | 8.500 |  | 0.0285 |
|  |  | executed | no continuity | 3.500 | 8.500 |  | 0.0285 |
| LDE< | single precision | continuity |  | 3.900 | 10.000 |  | 0.0285 |
|  |  | no continuity |  | 3.900 | 10.000 |  | 0.0285 |
| ANDE< | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.400 | 9.300 |  | 0.0285 |
|  |  | executed | no continuity | 3.400 | 9.300 |  | 0.0285 |
| ORE< | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.500 | 8.500 |  | 0.0285 |
|  |  | executed | no continuity | 3.500 | 8.500 |  | 0.0285 |
| LDE>= | single precision | continuity |  | 3.900 | 10.000 |  | 0.0285 |
|  |  | no continuity |  | 3.900 | 10.000 |  | 0.0285 |
| ANDE>= | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.400 | 9.300 |  | 0.0285 |
|  |  | executed | no continuity | 3.400 | 9.300 |  | 0.0285 |
| ORE>= | single precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 3.500 | 8.500 |  | 0.0285 |
|  |  | executed | no continuity | 3.500 | 8.500 |  | 0.0285 |
| LDED= | double precision | continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  | no continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
| ANDED= | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  | executed | no continuity | 4.400 | 15.100 | 3.200 | 7.500 |
| ORED= | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  | executed | no continuity | 4.500 | 14.900 | 3.400 | 9.200 |
| LDED<> | double precision | continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  | no continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| ANDED<> | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  | executed | no continuity | 4.400 | 15.100 | 3.200 | 7.500 |
| ORED<> | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  | executed | no continuity | 4.500 | 14.900 | 3.400 | 9.200 |
| LDED> | double precision | continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  | no continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
| ANDED> | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  | no continuity | 4.400 | 15.100 | 3.200 | 7.500 |
| ORED> | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  |  | no continuity | 4.500 | 14.900 | 3.400 | 9.200 |
| LDED<= | double precision | continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  | no continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
| ANDED<= | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  | no continuity | 4.400 | 15.100 | 3.200 | 7.500 |
| ORED<= | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  | executed | no continuity | 4.500 | 14.900 | 3.400 | 9.200 |
| LDED< | double precision | continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  | no continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
| ANDED< | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  | executed | no continuity | 4.400 | 15.100 | 3.200 | 7.500 |
| ORED< | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  | executed | no continuity | 4.500 | 14.900 | 3.400 | 9.200 |
| LDED>= | double precision | continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  | no continuity |  | 4.800 | 16.000 | 3.500 | 9.000 |
| ANDED>= | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  | executed | no continuity | 4.400 | 15.100 | 3.200 | 7.500 |
| ORED>= | double precision | not executed |  |  | 0.120 |  | 0.0285 |
|  |  | executed | continuity | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  | executed | no continuity | 4.500 | 14.900 | 3.400 | 9.200 |
| LD\$= | continuity |  |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | no continuity |  |  | 5.600 | 17.100 | 4.200 | 8.200 |
| AND\$= | not executed |  |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity |  | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  | no continuity |  | 5.300 | 16.400 | 3.900 | 7.300 |
| OR\$= | not executed |  |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity |  | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  | no continuity |  | 5.200 | 15.700 | 4.000 | 7.600 |
| LD\$<> | continuity |  |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | no continuity |  |  | 5.600 | 17.100 | 4.200 | 8.200 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| AND\$<> |  |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  | no continuity | 5.300 | 16.400 | 3.900 | 7.300 |
| OR\$<> | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  | no continuity | 5.200 | 15.700 | 4.000 | 7.600 |
| LD\$> | continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | no continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
| AND\$> | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  | no continuity | 5.300 | 16.400 | 3.900 | 7.300 |
| OR\$> | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  | no continuity | 5.200 | 15.700 | 4.000 | 7.600 |
| LD\$<= | continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | no continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
| AND\$<= | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  | no continuity | 5.300 | 16.400 | 3.900 | 7.300 |
| OR\$<= | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  | no continuity | 5.200 | 15.700 | 4.000 | 7.600 |
| LD\$< | continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | no continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
| AND\$< | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  | no continuity | 5.300 | 16.400 | 3.900 | 7.300 |
| OR\$< | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  | no continuity | 5.200 | 15.700 | 4.000 | 7.600 |
| LD\$>= | continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | no continuity |  | 5.600 | 17.100 | 4.200 | 8.200 |
| AND\$>= | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  | no continuity | 5.300 | 16.400 | 3.900 | 7.300 |
| OR\$>= | not executed |  |  | 0.120 |  | 0.0285 |
|  | executed | continuity | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  | no continuity | 5.200 | 15.700 | 4.000 | 7.600 |
| $\begin{array}{\|l} \mathrm{BKCMP}= \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{array}$ | $\mathrm{n}=1$ |  | 9.200 | 15.600 | 7.500 | 10.100 |
|  | $\mathrm{n}=96$ |  | 60.700 | 69.100 | 45.600 | 50.500 |
| $\begin{array}{\|l\|} \hline \text { BKCMP<> } \\ (s 1, s 2, d, n) \end{array}$ | $\mathrm{n}=1$ |  | 9.200 | 15.600 | 7.500 | 10.100 |
|  | $\mathrm{n}=96$ |  | 60.700 | 69.100 | 45.600 | 50.500 |
| $\begin{aligned} & \text { BKCMP> } \\ & \text { (s1, s2, d, n) } \end{aligned}$ | $\mathrm{n}=1$ |  | 9.200 | 15.600 | 7.500 | 10.100 |
|  | $\mathrm{n}=96$ |  | 60.700 | 69.100 | 45.600 | 50.500 |
| $\begin{aligned} & \text { BKCMP<= } \\ & (s 1, s 2, d, n) \end{aligned}$ | $\mathrm{n}=1$ |  | 9.200 | 15.600 | 7.500 | 10.100 |
|  | $\mathrm{n}=96$ |  | 60.700 | 69.100 | 45.600 | 50.500 |
| $\begin{aligned} & \text { BKCMP< } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ |  | 9.200 | 15.600 | 7.500 | 10.100 |
|  |  |  | 60.700 | 69.100 | 45.600 | 50.500 |
| $\begin{aligned} & \text { BKCMP>= } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ |  | 9.200 | 15.600 | 7.500 | 10.100 |
|  | $\mathrm{n}=96$ |  | 60.700 | 69.100 | 45.600 | 50.500 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction |  | Condition (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| $\begin{aligned} & \text { DBKCMP = } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
| $\begin{aligned} & \text { DBKCMP<> } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
| $\begin{aligned} & \text { DBKCMP> } \\ & \text { (s1, s2, d, n) } \end{aligned}$ |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
| $\begin{aligned} & \text { DBKCMP<= } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
| $\begin{aligned} & \text { DBKCMP< } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
| $\begin{aligned} & \text { DBKCMP>= } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
| DB + (s, d) |  | executed | 4.800 | 8.400 | 4.600 | 6.400 |
| DB + (s1, s2, d) |  | executed | 5.100 | 8.700 | 4.800 | 6.700 |
| DB - (s, d) |  | executed | 4.800 | 8.400 | 4.600 | 6.400 |
| DB - (s1, s2, d) |  | executed | 5.100 | 8.700 | 4.800 | 6.700 |
| DB * (s1, s2, d) |  | executed | 8.700 | 18.900 | 8.100 | 11.600 |
| DB/ (s1, s2, d) |  | executed | 6.100 | 9.100 | 5.800 | 8.800 |
| $E D+(s, d)$ | double precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 4.800 | 8.000 | 4.300 | 7.200 |
|  |  | $s=2^{1023}, d=2^{1023}$ | 5.400 | 14.900 | 4.300 | 7.200 |
| $E D+(s 1, s 2, d)$ | double precision | $\mathrm{s} 1=0, \mathrm{~s} 2=0$ | 5.500 | 9.800 | 4.800 | 9.200 |
|  |  | $\mathrm{s}=2^{1023}, \mathrm{~d}=2^{1023}$ | 6.100 | 17.800 | 4.800 | 9.200 |
| ED - (s, d) | double precision | $\mathrm{s}=0, \mathrm{~d}=0$ | 4.400 | 10.800 | 4.400 | 7.500 |
|  |  | $\mathrm{s}=2^{1023}, \mathrm{~d}=2^{1023}$ | 5.400 | 15.500 | 4.400 | 7.500 |
| ED - (s1, s2, d) | double precision | s1 $=0, \mathrm{~s} 2=0$ | 4.700 | 13.900 | 3.800 | 7.500 |
|  |  | $\mathrm{s}=2^{1023}, \mathrm{~d}=2^{1023}$ | 5.700 | 17.200 | 3.800 | 7.500 |
| $E D^{*}(\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d})$ | double precision | $s 1=0, s 2=0$ | 5.800 | 9.500 | 5.100 | 8.800 |
|  |  | $\mathrm{s}=2^{1023}, \mathrm{~d}=2^{1023}$ | 5.900 | 17.600 | 5.100 | 8.800 |
| ED / (s1, s2, d) | double precision | $s=2^{1023}, d=2^{1023}$ | 7.300 | 18.700 | 5.900 | 10.000 |
| $\begin{aligned} & \mathrm{BK}+ \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 9.100 | 11.200 | 8.500 | 10.600 |
|  |  | $\mathrm{n}=96$ | 60.500 | 66.200 | 44.600 | 47.900 |
| $\begin{array}{\|l} \hline \text { BK - } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{array}$ |  | $\mathrm{n}=1$ | 9.700 | 12.000 | 8.900 | 11.300 |
|  |  | $\mathrm{n}=96$ | 60.500 | 66.200 | 44.600 | 47.900 |
| $\begin{aligned} & \text { DBK + } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 7.500 | 12.400 | 6.450 | 9.950 |
|  |  | $\mathrm{n}=96$ | 59.900 | 65.200 | 43.700 | 47.500 |
| $\begin{aligned} & \text { DBK - } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 7.500 | 12.400 | 6.450 | 9.950 |
|  |  | $\mathrm{n}=96$ | 59.900 | 65.200 | 43.700 | 47.500 |
| \$ + S d |  | - | 11.200 | 24.700 | 8.100 | 13.900 |
| \$ + (s1, s2, d) |  | - | 7.900 | 16.600 | 6.500 | 10.300 |
| FLTD | double precision | $\mathrm{S}=0$ | 2.800 | 9.400 | 1.800 | 4.700 |
|  |  | $\mathrm{s}=7 \mathrm{FFFH}$ | 3.300 | 9.600 | 2.200 | 4.800 |
| DFLTD | double precision | $\mathrm{S}=0$ | 2.900 | 9.100 | 2.000 | 4.900 |
|  |  | s = 7FFFFFFFH | 3.400 | 9.300 | 2.300 | 5.100 |
| INTD | double precision | $\mathrm{s}=0$ | 3.500 | 8.700 | 2.200 | 4.100 |
|  |  | $\mathrm{s}=32766.5$ | 4.100 | 12.900 | 3.200 | 5.600 |
| DINTD | double precision | $\mathrm{s}=0$ | 3.200 | 9.500 | 2.200 | 3.400 |
|  |  | $s=1234567890.3$ | 4.100 | 13.400 | 3.000 | 5.100 |
| DBL |  | executed | 2.500 | 4.400 | 2.300 | 2.700 |
| WORD |  | executed | 2.800 | 3.900 | 2.600 | 3.600 |
| GRY |  | executed | 2.700 | 4.300 | 2.300 | 3.000 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | L02CPU |  | L26CPU-BT |  |
|  |  | Min. | Max. | Min. | Max. |
| DGRY | executed | 2.700 | 4.300 | 2.300 | 3.000 |
| GBIN | executed | 4.000 | 6.400 | 3.800 | 4.300 |
| DGBIN | executed | 5.000 | 6.900 | 5.000 | 5.900 |
| NEG | executed | 2.100 | 4.400 | 2.000 | 3.300 |
| DNEG | executed | 2.500 | 3.700 | 2.500 | 3.300 |
| ENEG | Floating point $=0$ | 2.500 | 3.300 | 2.300 | 2.800 |
|  | Floating point $=-1.0$ | 2.800 | 5.600 | 2.500 | 3.900 |
| EDNEG | Floating point = 0 | 3.000 | 8.800 | 1.800 | 3.100 |
|  | Floating point $=-1.0$ | 2.700 | 9.400 | 1.900 | 3.000 |
| $\operatorname{BKBCD}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ | $\mathrm{n}=1$ | 6.000 | 13.400 | 5.900 | 8.200 |
|  | $\mathrm{n}=96$ | 83.300 | 91.400 | 61.000 | 63.400 |
| BKBIN (s, d, n) | $\mathrm{n}=1$ | 6.500 | 9.800 | 5.600 | 9.300 |
|  | $\mathrm{n}=96$ | 55.400 | 62.900 | 49.200 | 52.500 |
| ECON | - | 3.000 | 9.800 | 2.100 | 4.500 |
| EDCON | - | 3.300 | 10.300 | 2.500 | 5.400 |
| EDMOV | - | 2.700 | 8.500 | 1.700 | 5.000 |
| \$MOV | Character string to be transferred $=0$ | 4.400 | 12.300 | 3.400 | 5.600 |
|  | Character string to be transferred $=32$ | 14.000 | 21.900 | 11.400 | 13.300 |
| BXCH | $\mathrm{n}=1$ | 6.200 | 7.900 | 5.500 | 7.300 |
|  | $\mathrm{n}=96$ | 67.300 | 71.400 | 47.300 | 49.300 |
| SWAP | - | 2.400 | 2.700 | 1.900 | 2.200 |
| GOEND | - |  | 0.700 |  | 0.500 |
| DI | - | 2.100 | 4.000 | 1.500 | 1.800 |
| El | - | 3.600 | 6.300 | 3.000 | 3.300 |
| IMASK | - | 11.800 | 20.500 | 7.200 | 10.500 |
| IRET | - |  | 1.400 |  | 1.000 |
| RSF X $n$ | $\mathrm{n}=1$ | 5.900 | 12.500 | 3.700 | 5.600 |
|  | $\mathrm{n}=96$ | 12.900 | 19.300 | 10.700 | 12.400 |
| RSF Y $n$ | $\mathrm{n}=1$ | 5.100 | 11.500 | 3.400 | 4.800 |
|  | $\mathrm{n}=96$ | 8.600 | 15.300 | 8.100 | 8.900 |
| UDCNT1 | - | 6.200 | 16.400 | 5.100 | 12.300 |
| UDCNT2 | - | 6.300 | 16.800 | 5.400 | 12.500 |
| TTMR | - | 4.500 | 9.500 | 3.400 | 5.400 |
| STMR | - | 7.800 | 21.400 | 5.800 | 12.500 |
| ROTC | - | 20.900 | 21.500 | 8.000 | 9.400 |
| RAMP | - | 6.700 | 14.600 | 5.200 | 8.400 |
| SPD | - | 5.400 | 14.800 | 4.900 | 11.200 |
| PLSY | - | 10.500 | 10.500 | 7.900 | 7.900 |
| PWM | - | 10.100 | 10.100 | 7.500 | 7.500 |
| MTR | - | 14.700 | 25.100 | 9.400 | 10.000 |
| BKAND$(s 1, s 2, d, n)$ | $\mathrm{n}=1$ | 9.000 | 11.700 | 8.300 | 11.000 |
|  | $\mathrm{n}=96$ | 60.600 | 66.400 | 43.800 | 47.300 |
| $\begin{aligned} & \text { BKOR } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 7.900 | 14.000 | 7.700 | 9.500 |
|  | $\mathrm{n}=96$ | 60.700 | 66.500 | 44.300 | 45.800 |
| $\begin{aligned} & \text { BKXOR } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 8.800 | 13.800 | 7.300 | 9.200 |
|  | $\mathrm{n}=96$ | 61.300 | 66.300 | 43.800 | 45.800 |
| $\begin{aligned} & \text { BKXNR } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | 8.400 | 13.900 | 7.600 | 8.900 |
|  | $\mathrm{n}=96$ | 60.900 | 66.700 | 43.900 | 45.300 |
| BSFR (d, n) | $\mathrm{n}=1$ | 3.600 | 9.500 | 3.200 | 4.800 |
|  | $\mathrm{n}=96$ | 6.500 | 15.900 | 5.800 | 7.700 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| BSFL (d, n) |  | $\mathrm{n}=1$ | 3.600 | 9.300 | 3.400 | 5.100 |
|  |  | $\mathrm{n}=96$ | 6.300 | 15.800 | 6.000 | 7.900 |
| SFTBR$(\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d})$ |  | $n 1=16 / n 2=1$ | 8.100 | 21.000 | 7.500 | 17.400 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 8.100 | 22.100 | 7.500 | 17.300 |
| SFTBL$(\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d})$ |  | $n 1=16 / n 2=1$ | 8.100 | 21.000 | 7.500 | 17.400 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 8.100 | 22.100 | 7.500 | 17.300 |
| SFTWR(n1, n2, d) |  | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 6.200 | 13.100 | 4.500 | 8.700 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 6.100 | 13.100 | 4.600 | 8.800 |
| $\begin{aligned} & \text { SFTWL } \\ & (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}) \end{aligned}$ |  | $n 1=16 / n 2=1$ | 6.200 | 13.100 | 4.500 | 8.700 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 6.100 | 13.100 | 4.600 | 8.800 |
| BSET (d, n) |  | $\mathrm{n}=1$ | 2.800 | 3.100 | 2.500 | 2.800 |
|  |  | $\mathrm{n}=15$ | 2.800 | 3.100 | 2.500 | 2.800 |
| BRST (d, n) |  | $\mathrm{n}=1$ | 2.800 | 3.100 | 2.500 | 2.800 |
|  |  | $\mathrm{n}=15$ | 2.800 | 3.100 | 2.500 | 2.800 |
| TEST |  | executed | 4.700 | 6.100 | 3.700 | 4.800 |
| DTEST |  | executed | 4.700 | 6.100 | 3.700 | 4.800 |
| BKRST (s, n) |  | $\mathrm{n}=1$ | 4.300 | 5.700 | 3.700 | 4.100 |
|  |  | $\mathrm{n}=96$ | 6.200 | 10.000 | 5.100 | 6.000 |
| SER (s1, s2, d, n) | $\mathrm{n}=1$ | all match | 4.800 | 5.300 | 4.200 | 4.600 |
|  |  | none match | 4.700 | 5.300 | 4.200 | 4.600 |
|  | $\mathrm{n}=96$ | all match | 33.200 | 35.900 | 25.900 | 26.300 |
|  |  | none match | 33.200 | 35.900 | 25.900 | 26.300 |
| $\begin{aligned} & \text { DSER } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=1$ | all match | 6.500 | 9.000 | 5.400 | 5.700 |
|  |  | none match | 6.500 | 9.000 | 5.500 | 5.900 |
|  | $n=96$ | all match | 54.800 | 57.500 | 41.200 | 41.800 |
|  |  | none match | 54.700 | 57.500 | 41.200 | 41.800 |
| DSUMS (s, d) | $\mathrm{S}=0$ |  | 3.400 | 3.700 | 3.200 | 3.700 |
|  |  | S = FFFFFFFFH | 3.400 | 3.700 | 3.200 | 3.700 |
| DECO (s, d, n) | $\mathrm{n}=2$ |  | 6.000 | 10.700 | 5.300 | 6.900 |
|  | $\mathrm{n}=8$ |  | 9.500 | 16.700 | 6.800 | 7.800 |
| $\operatorname{ENCO}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ | $\mathrm{n}=2$ | M1 = ON | 5.400 | 6.900 | 4.700 | 5.100 |
|  |  | $\mathrm{M} 4=0 \mathrm{~N}$ | 5.300 | 6.600 | 4.600 | 5.000 |
|  | $\mathrm{n}=8$ | $\mathrm{M} 1=0 \mathrm{~N}$ | 10.700 | 14.000 | 9.000 | 10.000 |
|  |  | M256 = 0 N | 7.000 | 11.100 | 5.100 | 6.100 |
| DIS (s, d, n) |  | $\mathrm{n}=1$ | 4.600 | 7.000 | 3.800 | 4.600 |
|  |  | $\mathrm{n}=4$ | 4.900 | 7.300 | 4.000 | 5.000 |
| UNI (s, d, n) |  | $\mathrm{n}=1$ | 5.000 | 7.300 | 3.500 | 4.800 |
|  |  | $\mathrm{n}=4$ | 5.700 | 8.300 | 4.000 | 5.100 |
| NDIS |  | executed | 11.200 | 15.200 | 11.000 | 13.200 |
| NUNI |  | executed | 10.600 | 12.700 | 7.300 | 13.200 |
| WTOB (s, d, n) |  | $\mathrm{n}=1$ | 5.400 | 8.100 | 4.400 | 5.800 |
|  |  | $\mathrm{n}=96$ | 38.400 | 40.900 | 28.200 | 29.300 |
| BTOW (s, d, n) |  | $\mathrm{n}=1$ | 5.300 | 8.200 | 4.600 | 5.500 |
|  |  | $\mathrm{n}=96$ | 31.700 | 34.200 | 22.800 | 23.800 |
| MAX (s, d, n) |  | $\mathrm{n}=1$ | 5.400 | 11.900 | 4.000 | 6.100 |
|  |  | $\mathrm{n}=96$ | 34.200 | 41.100 | 24.700 | 27.000 |
| MIN (s, d, n) |  | $\mathrm{n}=1$ | 6.100 | 12.000 | 4.000 | 6.000 |
|  |  | $\mathrm{n}=96$ | 32.900 | 39.300 | 26.500 | 28.300 |
| DMAX (s, d, n) |  | $\mathrm{n}=1$ | 6.000 | 14.800 | 4.800 | 8.100 |
|  |  | $\mathrm{n}=96$ | 61.100 | 69.500 | 47.100 | 49.600 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | L02CPU |  | L26CPU-BT |  |
|  |  | Min. | Max. | Min. | Max. |
| DMIN (s, d, n) | $\mathrm{n}=1$ | 6.000 | 14.800 | 4.300 | 5.900 |
|  | $\mathrm{n}=96$ | 57.000 | 67.000 | 45.400 | 47.400 |
| $\begin{aligned} & \text { SORT } \\ & (\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{aligned}$ | $\mathrm{n}=1$ | 6.800 | 13.700 | 5.600 | 8.800 |
|  | $\mathrm{n}=96$ | 34.400 | 48.600 | 27.200 | 31.800 |
| $\begin{aligned} & \text { DSORT } \\ & (\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2) \end{aligned}$ | $\mathrm{n}=1$ | 6.800 | 14.300 | 5.600 | 8.200 |
|  | $\mathrm{n}=96$ | 41.800 | 57.500 | 33.200 | 39.000 |
| WSUM (s, d, n) | $\mathrm{n}=1$ | 5.000 | 7.300 | 4.200 | 5.500 |
|  | $\mathrm{n}=96$ | 28.100 | 30.700 | 21.300 | 22.300 |
| DWSUM (s, d, n) | $\mathrm{n}=1$ | 6.100 | 11.300 | 4.800 | 6.100 |
|  | $\mathrm{n}=96$ | 56.200 | 62.100 | 42.700 | 44.000 |
| MEAN (s, d, n) | $\mathrm{n}=1$ | 4.400 | 10.400 | 3.900 | 7.800 |
|  | $\mathrm{n}=96$ | 16.100 | 24.500 | 12.900 | 18.000 |
| DMEAN (s, d, n) | $\mathrm{n}=1$ | 6.000 | 12.500 | 5.300 | 9.950 |
|  | $\mathrm{n}=96$ | 34.000 | 42.000 | 23.000 | 28.800 |
| NEXT | - | 0.940 | 1.400 | 0.770 | 1.200 |
| BREAK | - | 3.500 | 10.200 | 3.100 | 7.600 |
| RET | Return to original program | 2.900 | 8.800 | 1.600 | 2.600 |
|  | Return to other program | 3.200 | 10.500 | 2.000 | 3.100 |
| FCALL Pn | Internal file pointer | 3.600 | 3.800 | 2.700 | 3.600 |
|  | Common pointer | 5.300 | 13.500 | 3.600 | 5.100 |
| FCALL pn s1 to s5 | - | 20.900 | 30.300 | 16.500 | 18.600 |
| ECALL * pn <br> *: Program name | - | 72.700 | 109.000 | 65.900 | 77.600 |
| $\begin{aligned} & \hline \text { ECALL * pn s1 to } \\ & \text { s5 } \\ & \text { *: Program name } \end{aligned}$ | - | 101.400 | 141.400 | 91.800 | 105.000 |
| EFCALL * pn <br> *: Program name | - | 72.800 | 109.600 | 66.200 | 78.100 |
| $\begin{aligned} & \text { EFCALL * pn s1 } \\ & \text { to s5 } \\ & \text { *: Program name } \end{aligned}$ | - | 101.900 | 141.500 | 78.800 | 91.600 |
| XCALL | - | 5.200 | 14.600 | 3.700 | 5.200 |
| $\begin{aligned} & \text { COM } \\ & \text { CCOM } \end{aligned}$ | When selecting I/O refresh only | 8.400 | 14.600 | 12.600 | 17.200 |
|  | When selecting CC-Link refresh only (Master station side) | 10.500 | 29.400 | 10.100 | 22.000 |
|  | When selecting CC-Link refresh only (Local station side) | 10.500 | 29.400 | 10.100 | 22.000 |
|  | When selecting intelli auto refresh only | 7.900 | 14.400 | 7.400 | 11.900 |
|  | When selecting communications with display unit | 29.700 | 79.900 | 26.800 | 60.700 |
|  | When selecting communication with peripheral device | 9.500 | 32.800 | 9.200 | 25.200 |
| FIFW | Number of data points $=0$ | 4.200 | 6.700 | 3.200 | 4.600 |
|  | Number of data points = 96 | 4.400 | 6.800 | 3.300 | 3.800 |
| FIFR | Number of data points $=0$ | 5.100 | 7.400 | 3.800 | 4.400 |
|  | Number of data points = 96 | 36.100 | 38.800 | 24.800 | 25.700 |
| FPOP | Number of data points $=0$ | 4.900 | 7.500 | 3.800 | 5.300 |
|  | Number of data points = 96 | 5.000 | 7.500 | 3.700 | 5.400 |
| FINS | Number of data points $=0$ | 5.400 | 7.500 | 3.700 | 5.300 |
|  | Number of data points = 96 | 5.000 | 7.400 | 3.700 | 5.300 |
| FDEL | Number of data points $=0$ | 5.700 | 8.300 | 4.200 | 5.800 |
|  | Number of data points $=96$ | 36.900 | 39.300 | 25.400 | 25.900 |
| $\begin{aligned} & \text { FROM } \\ & (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \end{aligned}$ | n3 = 1 | 11.600 | 31.000 | 10.700 | 23.600 |
|  | n3 $=1000$ | 403.900 | 432.900 | 390.900 | 410.200 |
| $\begin{aligned} & \text { DFRO } \\ & \text { (n1, n2, d, n3) } \end{aligned}$ | n3 = 1 | 13.300 | 35.400 | 12.600 | 26.700 |
|  | $\mathrm{n} 3=500$ | 405.000 | 434.600 | 390.900 | 410.200 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | L02CPU |  | L26CPU-BT |  |
|  |  | Min. | Max. | Min. | Max. |
| $\begin{array}{\|l\|} \hline \text { TO } \\ (n 1, ~ n 2, ~ s, ~ n 3) ~ \end{array}$ | n3 = 1 | 11.200 | 28.400 | 9.600 | 21.300 |
|  | n3 $=1000$ | 381.500 | 410.900 | 372.500 | 390.800 |
| $\begin{array}{\|l\|} \hline \text { DT0 } \\ (n 1, ~ n 2, ~ s, ~ n 3) ~ \end{array}$ | n3 = 1 | 12.500 | 33.900 | 12.000 | 25.700 |
|  | n3 $=500$ | 379.800 | 410.400 | 372.500 | 390.800 |
| LEDR | No display --> no display | 2.400 | 2.600 | 1.900 | 2.000 |
|  | LED instruction execution --> no display | 32.700 | 50.600 | 24.400 | 35.800 |
| BINDA (s, d) | $\mathrm{s}=1$ | 5.000 | 7.300 | 4.300 | 5.600 |
|  | $\mathrm{s}=-32768$ | 7.400 | 9.800 | 6.500 | 8.000 |
| DBINDA (s, d) | $\mathrm{s}=1$ | 5.600 | 8.300 | 4.900 | 6.300 |
|  | $s=-2147483648$ | 10.500 | 12.900 | 9.600 | 11.000 |
| BINHA (s, d) | $\mathrm{s}=1$ | 4.500 | 6.900 | 3.700 | 5.200 |
|  | $\mathrm{s}=\mathrm{FFFFH}$ | 4.500 | 6.900 | 3.700 | 5.200 |
| DBINHA (s, d) | $\mathrm{s}=1$ | 5.000 | 7.600 | 4.600 | 6.000 |
|  | s = FFFFFFFFH | 5.000 | 7.600 | 4.600 | 6.000 |
| BCDDA (s, d) | $\mathrm{s}=1$ | 4.300 | 6.700 | 3.600 | 5.000 |
|  | S $=9999$ | 4.800 | 7.100 | 4.100 | 5.400 |
| DBCDDA (s, d) | $\mathrm{s}=1$ | 4.900 | 7.200 | 4.000 | 5.500 |
|  | $\mathrm{s}=99999999$ | 5.700 | 8.300 | 4.900 | 6.300 |
| $\operatorname{DABIN}(\mathrm{s}, \mathrm{d})$ | $s=1$ | 5.800 | 10.100 | 5.600 | 7.800 |
|  | $\mathrm{S}=-32768$ | 5.800 | 10.100 | 5.600 | 7.800 |
| DDABIN (s, d) | $\mathrm{s}=1$ | 8.300 | 12.600 | 8.100 | 10.500 |
|  | $S=-2147483648$ | 8.300 | 12.600 | 8.100 | 10.500 |
| HABIN (s, d) | $\mathrm{S}=1$ | 4.500 | 8.800 | 4.400 | 6.500 |
|  | $\mathrm{s}=\mathrm{FFFFH}$ | 4.500 | 8.800 | 4.400 | 6.500 |
| DHABIN (s, d) | $\mathrm{s}=1$ | 5.500 | 10.000 | 5.300 | 7.700 |
|  | $\mathrm{s}=$ FFFFFFFFH | 5.500 | 10.000 | 5.300 | 7.700 |
| $\operatorname{DABCD}(\mathrm{s}, \mathrm{d})$ | S = 1 | 4.500 | 8.700 | 4.300 | 6.300 |
|  | S = 9999 | 4.500 | 8.700 | 4.300 | 6.300 |
| $\operatorname{DDABCD}(\mathrm{s}, \mathrm{d})$ | S = 1 | 5.500 | 9.800 | 5.500 | 7.500 |
|  | S = 99999999 | 5.500 | 9.800 | 5.500 | 7.500 |
| COMRD | - | 65.700 | 65.700 | 50.900 | 51.200 |
| LEN | 1 character | 3.900 | 7.800 | 3.600 | 5.500 |
|  | 96 characters | 19.700 | 23.900 | 16.800 | 18.700 |
| STR | - | 7.500 | 16.700 | 6.600 | 10.400 |
| DSTR | - | 10.200 | 19.700 | 9.600 | 11.500 |
| VAL | - | 9.800 | 19.900 | 8.900 | 13.000 |
| DVAL | - | 12.700 | 23.900 | 12.700 | 16.800 |
| ESTR | - | 21.200 | 43.400 | 17.900 | 23.100 |
| EVAL | Decimal point format all 2-digit specification | 28.300 | 41.000 | 22.500 | 29.00 |
|  | Exponent format all 6-digit specification | 28.300 | 41.000 | 22.500 | 29.00 |
| ASC (s, d, n) | $\mathrm{n}=1$ | 6.200 | 17.100 | 5.400 | 8.300 |
|  | $\mathrm{n}=96$ | 30.300 | 42.100 | 25.200 | 28.400 |
| HEX (s, d, n) | $\mathrm{n}=1$ | 5.400 | 16.000 | 5.400 | 9.000 |
|  | $\mathrm{n}=96$ | 42.400 | 54.900 | 31.300 | 35.000 |
| RIGHT (s, d, n) | $\mathrm{n}=1$ | 7.400 | 13.900 | 7.300 | 6.600 |
|  | $\mathrm{n}=96$ | 39.300 | 45.800 | 29.200 | 31.600 |
| $\operatorname{LEFT}(\mathrm{s}, \mathrm{d}, \mathrm{n})$ | $\mathrm{n}=1$ | 6.900 | 13.400 | 5.900 | 8.200 |
|  | $\mathrm{n}=96$ | 39.300 | 45.800 | 29.200 | 31.500 |
| MIDR | - | 10.200 | 16.500 | 8.100 | 10.300 |
| MIDW | - | 10.700 | 14.900 | 8.800 | 10.200 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| INSTR |  | No match | 20.000 | 25.600 | 16.600 | 18.400 |
|  | Match | Head | 11.000 | 16.500 | 9.100 | 10.900 |
|  |  | End | 53.900 | 60.000 | 42.700 | 44.900 |
| EMOD |  | - | 11.200 | 15.100 | 9.600 | 11.000 |
| EREXP |  | - | 20.400 | 22.900 | 18.800 | 20.100 |
| STRINS (s, d, n) |  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=1$ | 45.300 | 63.400 | 35.300 | 47.600 |
|  |  | $s=128 / d=40 / n=48$ | 63.200 | 81.900 | 48.600 | 61.700 |
| STRDEL (s, d, n) |  | s=128/d $=40 / \mathrm{n}=1$ | 39.000 | 53.500 | 34.800 | 44.600 |
|  | $\mathrm{s}=128 / \mathrm{d}=40 / \mathrm{n}=48$ |  | 40.800 | 50.400 | 29.200 | 38.100 |
| SIN | single precision |  | 5.000 | 8.400 | 4.100 | 5.700 |
| COS | single precision |  | 5.200 | 8.000 | 4.000 | 5.600 |
| TAN | single precision |  | 6.100 | 9.200 | 5.100 | 6.700 |
| ASIN | single precision |  | 6.900 | 10.900 | 5.900 | 8.500 |
| ACOS | single precision |  | 7.800 | 11.000 | 6.700 | 8.900 |
| ATAN | single precision |  | 4.700 | 7.300 | 3.900 | 6.000 |
| SIND | double precision |  | 9.400 | 22.300 | 8.500 | 13.800 |
| COSD | double precision |  | 10.000 | 22.300 | 8.800 | 14.600 |
| TAND | double precision |  | 12.200 | 24.900 | 10.800 | 16.500 |
| ASIND | double precision |  | 12.800 | 25.900 | 11.600 | 16.600 |
| ACOSD | double precision |  | 12.600 | 25.900 | 11.200 | 16.200 |
| ATAND | double precision |  | 10.500 | 22.900 | 9.100 | 13.800 |
| RAD | single precision |  | 3.000 | 6.400 | 2.100 | 4.300 |
| RADD | double precision |  | 5.200 | 16.900 | 3.600 | 9.200 |
| DEG | single precision |  | 2.900 | 6.600 | 2.200 | 4.400 |
| DEGD | double precision |  | 5.200 | 16.800 | 3.800 | 9.000 |
| SQR | single precision |  | 3.600 | 7.200 | 2.600 | 4.300 |
| SQRD | double precision |  | 6.200 | 19.100 | 5.200 | 11.000 |
| $\operatorname{EXP}(\mathrm{s}, \mathrm{d})$ | single precision | $\mathrm{s}=-10$ | 4.700 | 7.500 | 3.800 | 5.600 |
|  |  | $\mathrm{s}=1$ | 4.700 | 7.500 | 3.800 | 5.600 |
| $\operatorname{EXPD}(\mathrm{s}, \mathrm{d})$ | double precision | $\mathrm{s}=-10$ | 9.300 | 22.100 | 8.000 | 13.500 |
|  |  | $\mathrm{s}=1$ | 9.300 | 22.100 | 8.000 | 13.500 |
| LOG (s, d) | single precision | $\mathrm{S}=1$ | 4.700 | 8.800 | 3.800 | 6.400 |
|  |  | $\mathrm{s}=10$ | 6.300 | 10.400 | 5.200 | 7.700 |
| LOGD (s, d) | double precision | $\mathrm{s}=1$ | 8.600 | 21.100 | 7.700 | 12.500 |
|  |  | $s=10$ | 10.200 | 23.000 | 9.200 | 14.300 |
| RND |  | - | 1.500 | 2.500 | 0.800 | 1.800 |
| SRND |  | - | 1.800 | 2.900 | 1.100 | 2.000 |
| BSQR (s, d) |  | $\mathrm{S}=0$ | 2.700 | 4.400 | 1.500 | 3.000 |
|  |  | S = 9999 | 6.100 | 12.500 | 5.100 | 8.000 |
| BDSQR (s, d) |  | S = 0 | 2.700 | 4.400 | 1.500 | 3.000 |
|  |  | $\mathrm{s}=99999999$ | 8.500 | 15.200 | 7.500 | 9.900 |
| BSIN |  | - | 9.500 | 21.500 | 8.100 | 14.500 |
| BCOS |  | - | 9.500 | 21.400 | 7.800 | 13.700 |
| BTAN |  | - | 10.400 | 22.600 | 9.000 | 13.300 |
| BASIN |  | - | 11.800 | 23.600 | 10.100 | 12.800 |
| BACOS |  | - | 13.100 | 23.700 | 11.100 | 14.100 |
| BATAN |  | - | 11.100 | 21.500 | 9.100 | 10.900 |
| $\begin{array}{\|l\|} \hline \text { POW } \\ \text { (s1, s2, d) } \\ \hline \end{array}$ | single precision | $s 1=12.3 \mathrm{E}+5 ; s 2=3.45 \mathrm{E}+0$ | 9.600 | 13.300 | 8.400 | 10.900 |
| $\begin{array}{\|l\|} \hline \text { POWD } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{array}$ | double precision | $s 1=12.3 \mathrm{E}+5 ; \mathrm{s} 2=3.45 \mathrm{E}+0$ | 18.900 | 30.600 | 18.200 | 26.500 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| LOG10 |  | single precision | 6.000 | 9.600 | 5.700 | 8.050 |
| LOG10D |  | double precision | 11.900 | 22.900 | 11.100 | 18.600 |
| LIMIT |  | - | 4.000 | 4.000 | 2.400 | 2.700 |
| DLIMIT |  | - | 4.400 | 4.400 | 2.800 | 3.000 |
| BAND |  | - | 4.500 | 6.600 | 2.700 | 3.800 |
| DBAND |  | - | 4.800 | 6.900 | 3.300 | 4.600 |
| ZONE |  | - | 4.200 | 6.100 | 2.600 | 4.300 |
| DZONE |  | - | 4.700 | 6.900 | 3.000 | 4.600 |
| LDDT $=$ | Comparison of specified date | continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | no continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  | no continuity | 6.400 | 12.800 | 5.500 | 9.700 |
| ANDDT= | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | no continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  | no continuity | 6.100 | 12.700 | 5.300 | 9.300 |
| ORDT $=$ | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  | no continuity | 6.000 | 12.800 | 5.400 | 9.600 |
| LDDT <> | Comparison of specified date | continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | no continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  | no continuity | 6.400 | 12.800 | 5.500 | 9.700 |
| ANDDT<> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | no continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  | no continuity | 6.100 | 12.700 | 5.300 | 9.300 |
| ORDT<> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  | no continuity | 6.000 | 12.800 | 5.400 | 9.600 |
| LDDT> | Comparison of specified date | continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | no continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  | no continuity | 6.400 | 12.800 | 5.500 | 9.700 |
| ANDDT> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | no continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  | no continuity | 6.100 | 12.700 | 5.300 | 9.300 |
| ORDT> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  | no continuity | 6.000 | 12.800 | 5.400 | 9.600 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| LDDT<= | Comparison of specified date | continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | no continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  | no continuity | 6.400 | 12.800 | 5.500 | 9.700 |
| ANDDT<= | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | no continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  | no continuity | 6.100 | 12.700 | 5.300 | 9.300 |
| ORDT<= | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  | no continuity | 6.000 | 12.800 | 5.400 | 9.600 |
| LDDT< | Comparison of specified date | continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | no continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  | no continuity | 6.400 | 12.800 | 5.500 | 9.700 |
| ANDDT< | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | no continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  | no continuity | 6.100 | 12.700 | 5.300 | 9.300 |
| ORDT< | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  | no continuity | 6.000 | 12.800 | 5.400 | 9.600 |
| LDDT>= | Comparison of specified date | continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | no continuity | 7.700 | 14.200 | 6.800 | 10.900 |
|  | Comparison of current date | continuity | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  | no continuity | 6.400 | 12.800 | 5.500 | 9.700 |
| ANDDT>= | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | no continuity | 7.300 | 14.000 | 6.500 | 10.700 |
|  | Comparison of current date | continuity | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  | no continuity | 6.100 | 12.700 | 5.300 | 9.300 |
| ORDT>= | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified date | continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | no continuity | 7.400 | 14.400 | 6.700 | 10.800 |
|  | Comparison of current date | continuity | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  | no continuity | 6.000 | 12.800 | 5.400 | 9.600 |
| LDTM $=$ | Comparison of specified time | continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | no continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  | Comparison of current time | continuity | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  | no continuity | 6.200 | 12.700 | 5.400 | 9.500 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| ANDTM $=$ |  | not executed |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | no continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  | Comparison of current time | continuity | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.900 | 12.500 | 5.100 | 9.500 |
| ORTM $=$ | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  | Comparison of current time | continuity | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  | no continuity | 6.000 | 12.700 | 5.300 | 9.500 |
| LDTM<> | Comparison of specified time | continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | no continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  | Comparison of current time | continuity | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  | no continuity | 6.200 | 12.700 | 5.400 | 9.500 |
| ANDTM<> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | no continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  | Comparison of current time | continuity | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.900 | 12.500 | 5.100 | 9.500 |
| ORTM<> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  | Comparison of current time | continuity | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  | no continuity | 6.000 | 12.700 | 5.300 | 9.500 |
| LDTM> | Comparison of specified time | continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | no continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  | Comparison of current time | continuity | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  | no continuity | 6.200 | 12.700 | 5.400 | 9.500 |
| ANDTM> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | no continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  | Comparison of current time | continuity | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.900 | 12.500 | 5.100 | 9.500 |
| ORTM> | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  | Comparison of current time | continuity | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  | no continuity | 6.000 | 12.700 | 5.300 | 9.500 |
| LDTM<= | Comparison of specified time | continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | no continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  | Comparison of current time | continuity | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  | no continuity | 6.200 | 12.700 | 5.400 | 9.500 |
| ANDTM<= | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | no continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  | Comparison of current time | continuity | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.900 | 12.500 | 5.100 | 9.500 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU |  | L26CPU-BT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| ORTM< $=$ |  | not executed |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  | Comparison of current time | continuity | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  | no continuity | 6.000 | 12.700 | 5.300 | 9.500 |
| LDTM< | Comparison of specified time | continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | no continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  | Comparison of current time | continuity | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  | no continuity | 6.200 | 12.700 | 5.400 | 9.500 |
| ANDTM< | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | no continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  | Comparison of current time | continuity | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.900 | 12.500 | 5.100 | 9.500 |
| ORTM< | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  | Comparison of current time | continuity | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  | no continuity | 6.000 | 12.700 | 5.300 | 9.500 |
| LDTM>= | Comparison of specified time | continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | no continuity | 7.600 | 14.000 | 6.700 | 10.800 |
|  | Comparison of current time | continuity | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  | no continuity | 6.200 | 12.700 | 5.400 | 9.500 |
| ANDTM $>=$ | not executed |  |  | 0.160 |  | 0.038 |
|  | Comparison of specified time | continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | no continuity | 7.200 | 13.900 | 6.300 | 10.800 |
|  | Comparison of current time | continuity | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  | no continuity | 5.900 | 12.500 | 5.100 | 9.500 |
| ORTM $>=$ | not executed |  | 0.160 | 0.038 |  |  |
|  | Comparison of specified time | continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | no continuity | 7.300 | 14.100 | 6.600 | 10.800 |
|  | Comparison of current time | continuity | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  | no continuity | 6.000 | 12.700 | 5.300 | 9.500 |
| $\begin{aligned} & \mathrm{SCL} \\ & (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ | SM750 $=0 \mathrm{~N}$ | Point No. 1 < s1 < Point No. 2 | 12.500 | 29.200 | 11.900 | 23.000 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.200 | 29.100 | 12.100 | 23.000 |
|  | SM750 $=0$ FF | Point No. 1 < s1 < Point No. 2 | 12.100 | 28.900 | 10.900 | 22.200 |
|  |  | Point No. $9<$ s1 < Point No. 10 | 13.900 | 30.900 | 12.700 | 23.900 |
| $\begin{array}{\|l} \text { DSCL } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{array}$ | SM750 $=0 \mathrm{~N}$ | Point No. 1 < s1 < Point No. 2 | 12.500 | 29.200 | 11.900 | 23.000 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.200 | 29.100 | 12.100 | 23.000 |
|  | SM750 = 0FF | Point No. 1 < s1 < Point No. 2 | 12.100 | 28.900 | 10.900 | 22.200 |
|  |  | Point No. $9<$ s1 < Point No. 10 | 13.900 | 30.900 | 12.700 | 23.900 |
| $\begin{array}{\|l} \text { SCL2 } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{array}$ | SM750 $=0 \mathrm{~N}$ | Point No. 1 < s1 < Point No. 2 | 13.400 | 29.700 | 11.800 | 23.300 |
|  |  | Point No. $9<$ s1 < Point No. 10 | 12.900 | 29.500 | 12.100 | 23.300 |
|  | SM750 $=0$ FF | Point No. $1<$ s1 < Point No. 2 | 12.200 | 29.100 | 11.000 | 22.600 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.900 | 30.700 | 12.600 | 23.900 |
| $\begin{array}{\|l} \text { DSCL2 } \\ \text { (s1, s2, d) } \end{array}$ | SM750 $=0 \mathrm{~N}$ | Point No. 1 < s1 < Point No. 2 | 13.400 | 29.700 | 11.800 | 23.300 |
|  |  | Point No. $9<$ s1 < Point No. 10 | 12.900 | 29.500 | 12.100 | 23.300 |
|  | SM750 $=0$ FF | Point No. 1 < s1 < Point No. 2 | 12.200 | 29.100 | 11.000 | 22.600 |
|  |  | Point No. 9 < s1 < Point No. 10 | 13.900 | 30.700 | 12.600 | 23.900 |
| RSET |  | Standard RAM | 3.500 | 11.100 | 2.700 | 5.900 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

| Instruction | Condition (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | L02CPU |  | L26CPU-BT |  |
|  |  | Min. | Max. | Min. | Max. |
| DATE - | No digit increase | 9.000 | 17.900 | 4.600 | 7.000 |
|  | Digit increase | 10.000 | 19.200 | 4.600 | 6.500 |
| SECOND | - | 4.600 | 9.800 | 2.200 | 3.400 |
| HOUR | - | 4.600 | 10.300 | 2.400 | 4.300 |
| QCDSET | SD memory card to standard ROM | 690.800 | 736.470 | 1.146 .900 | 1.179 .500 |
|  | Standard ROM to SD memory card | 6.981 .400 | 7.232 .070 | 5.613 .900 | 5.653 .500 |
| DATERD | - - | 4.600 | 11.200 | 2.500 | 4.200 |
| DATEWR | - | 6.500 | 19.300 | 4.100 | 8.900 |
| DATE + | No digit increase | 10.000 | 19.400 | 4.700 | 6.600 |
|  | Digit increase | 9.900 | 19.700 | 4.600 | 6.500 |
| S.DATERD | - | 7.800 | 22.500 | 4.800 | 7.100 |
| S.DATE + | No digit increase | 15.100 | 34.100 | 7.400 | 10.000 |
|  | Digit increase | 15.000 | 34.100 | 7.400 | 10.000 |
| S.DATE - | No digit increase | 13.700 | 33.600 | 7.400 | 10.300 |
|  | Digit increase | 13.700 | 33.600 | 7.500 | 10.200 |
| PSTOP | - | 67.600 | 104.100 | 56.600 | 79.800 |
| POFF | - | 66.800 | 103.600 | 57.200 | 79.800 |
| PSCAN | - | 67.900 | 104.800 | 60.100 | 79.900 |
| WDT | - | 1.600 | 4.800 | 1.100 | 2.400 |
| DUTY | - | 4.900 | 10.100 | 4.800 | 9.600 |
| TIMCHK | - | 4.100 | 9.100 | 3.500 | 4.700 |
| ZRRDB | File register of standard RAM | 2.900 | 3.300 | 1.800 | 2.100 |
| ZRWRB | File register of standard RAM | 3.600 | 3.800 | 2.400 | 2.700 |
| ADRSET | - | 2.200 | 4.800 | 2.100 | 2.600 |
| ZPUSH | - | 8.000 | 12.000 | 5.800 | 7.500 |
| ZPOP | - | 8.200 | 10.900 | 5.800 | 6.400 |
| S.ZCOM | When mounting CC-Link module (Master station side) | 23.700 | 48.500 | 19.300 | 26.000 |
|  | When mounting CC-Link module (Local station side) | 23.700 | 48.500 | 19.100 | 26.200 |
| UNIRD$(\mathrm{n} 1, \mathrm{~d}, \mathrm{n} 2)$ | $\mathrm{n} 2=1$ | 5.000 | 14.100 | 3.700 | 8.000 |
|  | $\mathrm{n} 2=16$ | 13.600 | 22.600 | 12.200 | 16.600 |
| TYPERD | - | 32.100 | 67.600 | 29.500 | 52.500 |
| TRACE | Start | 58.100 | 58.100 | 43.800 | 44.700 |
| TRACER | - | 6.100 | 6.100 | 4.500 | 4.500 |
| UMSG | Number of displayed characters $=1$ | 7.300 | 17.000 | 7.000 | 13.500 |
|  | Number of displayed characters $=32$ | 16.500 | 26.300 | 14.300 | 21.300 |
| SP.FWRITE | - | 81.000 | 81.800 | 63.500 | 64.100 |
| SP.FREAD | - | 81.100 | 81.700 | 61.600 | 62.500 |
| SP.DEVST | - | 50.100 | 50.100 | 39.400 | 39.400 |
| S.DEVLD | - | 12.000 | 27.600 | 10.000 | 17.000 |

Tab. A-29: Processing times for instructions other than subset instructions for LCPU

NOTE For the instructions for which a leading edge instruction $(\square P)$ is not described, the processing time is the same as an ON execution instruction.

Example: MOVP instruction, WANDP instruction etc.

Table of the time to be added when file register, extended data register, extended link register, and module access device are used

| Device Name |  | Data | Device Specification Location | Processing time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | L02CPU |  | L26CPU-BT |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 |
|  |  | Destination |  | 0.220 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 |
| File register (ZR), Extended data register (D), Extended link register (W) | When standard RAM is used | Bit | Source | 0.140 | 0.057 |
|  |  |  | Destination | 0.280 | 0.048 |
|  |  | Word | Source | 0.140 | 0.057 |
|  |  |  | Destination | 0.140 | 0.048 |
|  |  | Double word | Source | 0.240 | 0.105 |
|  |  |  | Destination | 0.240 | 0.095 |
| Module access device (Un\G $\square$ ) |  | Bit | Source | 11.700 | 11.200 |
|  |  | Destination | 15.400 | 15.300 |
|  |  | Word | Source | 9.460 | 9.410 |
|  |  | Destination | 19.000 | 19.000 |
|  |  | Double word | Source | 11.000 | 10.900 |
|  |  | Destination | 18.800 | 18.700 |

Tab. A-30: Processing times to be added for instructions other than subset instructions for LCPU

## A. 5 Comparison of the CPUs

The following table contains the characteristics, i.e. available devices, processing modes, special relays, etc. of the different CPUs (QCPU, LCPU, A-series CPUs).

## A.5.1 Available devices

| Device | QCPU |  |  | LCPU | A series |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Q00J, Q00, 001 | QOOUJ, QOOU, Q01U, Q02U | $\begin{gathered} \text { Qn, QnH, } \\ \text { QnPH, QnPRH, } \\ \text { QnUD(E), } \\ \text { QnUD(E)H } \end{gathered}$ | $\begin{aligned} & \text { L02CPU, } \\ & \text { L26CPU-BT } \end{aligned}$ | AnU | AnA | AnN |
| Number of inputs/outputs ${ }^{9)}$ | Q00J: 256 <br> Q00: 1024 <br> Q01: 1024 | Q00UJ: 256 <br> Q00U: 1024 <br> Q01U: 1024 <br> Q02U: 2048 | 4096 | $\begin{gathered} \text { LO2CPU: } \\ 1024 \\ \text { L26CPU-BT: } \\ 4096 \end{gathered}$ | A2U : 512 A2U-S1: 1024 A3U: 2048 A4U : 4096 | $\begin{gathered} \text { A2A : } 512 \\ \text { A2A-S1:1024 } \\ \text { A3A: } 2048 \end{gathered}$ | A1N: 256 A2N: 512 A2N-S: 1024 A3N: 2048 |
| Number of I/O device points ${ }^{8)}$ | $2048{ }^{\text {1) }}$ | $8192{ }^{\text {1) }}$ | $8192{ }^{1)}$ | $8192{ }^{\text {1) }}$ | 8192 | Same with I/O devices points of each CPU |  |
| Internal relays | $8192{ }^{\text {1) }}$ | $8192{ }^{\text {1) }}$ | $8192{ }^{\text {1) }}$ | $8192{ }^{\text {1) }}$ | Total 8192 | Total 8192 | Total 2048 |
| Latch relays | $2048{ }^{1)}$ | $8192{ }^{\text {1) }}$ | $8192{ }^{\text {1) }}$ | $8192{ }^{\text {1) }}$ |  |  |  |
| Step Sequence pro- <br> gram | - |  |  | - |  |  | - |
| SFC | $2048{ }^{\text {6) }}$ | 8192 | 8192 | 8192 | - |  |  |
| Annunciators | $1024{ }^{\text {1) }}$ | $2048{ }^{\text {1) }}$ | $2048{ }^{\text {1) }}$ | $2048{ }^{\text {1) }}$ | 2048 | 2048 | 256 |
| Edge triggered relays | $1024{ }^{\text {1) }}$ | $2048{ }^{1)}$ | $2048{ }^{1)}$ | $2048{ }^{1)}$ | - |  |  |
| Link relays | $2048{ }^{\text {1) }}$ | $8192{ }^{1)}$ | $8192{ }^{1)}$ | 81921 | 8192 | 4096 | 1024 |
| Special link relays | 1024 | $2048{ }^{\text {1) }}$ | $2048{ }^{\text {1) }}$ | $2048{ }^{\text {1) }}$ | 56 | 56 | 56 |
| Timers | $512^{1)}$ | $2048{ }^{1)}$ | $2048{ }^{1)}$ | $2048{ }^{1)}$ | Total 2048 | Total 2048 | Total 256 |
| Retentive Timers | $0^{1)}$ | $0^{1)}$ | $0^{1)}$ | $0^{1)}$ |  |  |  |
| Counters | $512^{1)}$ | $1024{ }^{\text {1) }}$ | $1024{ }^{\text {1) }}$ | 10241 | 1024 | 1024 | 256 |
| Data registers | 11136 ${ }^{1)}$ | $12288{ }^{\text {1) }}$ | $12288{ }^{\text {1) }}$ | 12288 1) | 8192 | 6144 | 1024 |
| Link registers | $2048{ }^{1)}$ | $8192{ }^{1)}$ | $8192{ }^{1)}$ | 8192 1) | 8192 | 4096 | 1024 |
| Special link Registers | $1024{ }^{\text {1) }}$ | $2048{ }^{1)}$ | $2048{ }^{1)}$ | $2048{ }^{1)}$ | 56 | 56 | 56 |
| Function inputs | $\begin{gathered} 16 \\ \left.(\mathrm{FXO} \text { to } \mathrm{FXF})^{7}\right) \end{gathered}$ |  |  | $\begin{gathered} 16 \\ (\mathrm{FXO} \text { to } \mathrm{FXF})^{7} \end{gathered}$ | - |  |  |
| Function output | $\begin{gathered} 16 \\ \left.(\mathrm{FXO} \text { to } \mathrm{FXF})^{7}\right) \end{gathered}$ |  |  | $\begin{gathered} 16 \\ (\text { FYO to FYF) } \end{gathered}$ | - |  |  |
| Special relays | 1000 | 2048 | 2048 | 2048 | 256 | 256 | 256 |
| Function registers | $\begin{gathered} 5 \\ (\text { FDO to } F D 4) \end{gathered}$ |  |  | $\begin{gathered} 5 \\ \text { (FD0 to FD15) } \end{gathered}$ | - |  |  |
| Special registers | 1000 | 2048 | 2048 | 2048 | 256 | 256 | 256 |
| Direct access link devices | Designated by J $\square \square$ |  |  | - | - |  |  |
| Direct access special devices | Designated by U $\square$ \G $\square$ |  |  | Designated by $\mathbf{U} \square \backslash \square$ | - |  |  |

Tab. A-31: Device comparison

| Device |  | QCPU |  |  | LCPU | A series |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00J, 000, 001 | Q00UJ, Q00U, Q01U, Q02U | $\begin{gathered} \text { Qn, QnH, } \\ \text { QnPH, anPRH, } \\ \text { QnUD(E), } \\ \text { QnUD(E)H H } \end{gathered}$ | LO2CPU, L26CPU-BT | AnU | AnA | AnN |
| Index registers | Z | $\begin{gathered} 10 \\ (Z 0 \text { to } Z 15) \end{gathered}$ | Other than Universal model QCPU: 16 (Z0 to Z15) Universal model QCPU: 20 (Z0 to Z19) |  | 20 (Z0 to Z19) | $\left(\mathrm{Z}, \mathrm{Z1}^{7} \text { to } \mathrm{Z6}\right)$ | $(\mathrm{Z}, \mathrm{Z1} \text { to } \mathrm{Z6})$ | 1 (Z) |
|  | $\mathrm{V}^{2)}$ | - |  |  | - | $\begin{gathered} 7^{7} \text { (V, }{ }^{2} \text { ) } \end{gathered}$ | $\begin{gathered} 7 \\ (\mathrm{~V}, \mathrm{~V} \text { to } \mathrm{V} 6) \end{gathered}$ | 1 (V) |
| File registers |  | 32768 per block (R0 to R32767) ${ }^{5}$ ) | 32768 per block (R0 to R32767) ${ }^{10}$ |  | 32768 per block (R0 to R32767) | 8192 per block (R0 to R8191) | 8192 per block (R0 to R8191) | 8192 per block (R0 to R8191) |
| Accumulators ${ }^{3)}$ |  | - |  |  | - | 2 | 2 | 2 |
| Nesting |  | 15 | 15 | 15 | 15 | 8 | 8 | 8 |
| Pointer |  | 300 | 512 | 4096 | 4096 | 256 | 256 | 256 |
| Interrupt pointers |  | 128 | 256 | 48 | 256 | 32 | 32 | 32 |
| SFC blocks |  | $126^{6}$ | 320 | 320 | 320 | - |  |  |
| SFC transition devices |  | - | 512 | 512 | 512 | - |  |  |
| Decimal constants |  | K-2147483648 to K2147483647 |  |  |  |  |  |  |
| Hexadecimal constants |  | H0 to HFFFFFFFF |  |  |  |  |  |  |
| Real number constants ${ }^{6)}$ |  | $\mathrm{E} \pm 1.17549-38$ to $\mathrm{E} \pm 3.40282+38$ |  |  |  | - |  |  |
| Character strings |  | „QnA CPU", , ABCD" 4) |  |  |  | - |  |  |

Tab. A-31: Device comparison
${ }^{1}$ The number of device points can be changed via parameters.
${ }^{2} \mathrm{CPU}$ uses V for the edge relay.
${ }^{3}$ Instructions using accumulators with the AnN, AnA, and AnU CPUs have different formats than those with the QCPUs.
${ }^{4}$ Can only be used by the \$MOV instruction with the Q00JCPU, Q00CPU and Q01CPU.
${ }^{5}$ The Q00JCPU does not have file registers.
${ }^{6}$ Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and Q01CPU).
${ }^{7}$ Each 5 points of FXO to FX4 and FYO to FY4 can be used on the programs.
${ }^{8}$ The number of points that can be used on the programs
${ }^{9}$ The number of accessible points to actual I/O modules
${ }^{10}$ The QOOUJCPU does not have file registers.

## A.5.2 I/O control modes

|  | I/O control mode |  | Type of CPU |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QCPU | LCPU | AnUCPU | AnACPU | AnNCPU |
| Refresh mode |  |  | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | 2) |
|  | Direct input/output mode | Partial refresh instructions | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |
|  |  | Dedicated instructions ${ }^{1)}$ | - | - | $\bigcirc$ | $\bigcirc$ | - |
|  |  | Direct access inputs | $\bigcirc$ | $\bigcirc$ | - | - | - |
|  |  | Direct access outputs | $\bigcirc$ | $\bigcirc$ | - | - | - |
| Direct mode |  |  | - | - | - | - | 2) |

Tab. A-32: I/O Control mode
${ }^{1}$ The DOUT, DSET, and SRST instructions are dedicated instructions for direct access outputs. There are no dedicated instructions for direct access inputs.
${ }^{2}$ With the AnN CPU refresh mode and direct mode are switched over via DIP switch.

## A.5.3 Data types

| Set Data |  | QCPU | LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Data | Bit device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Word device | (Bit designation required) | (Bit designation required) | - | - | - |
| 16-bit word data | Bit device | (Digit designation required) | (Digit designation required) | (Digit designation required) | (Digit designation required) | (Digit designation required) |
|  | Word device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { 32-bit } \\ & \text { word data } \end{aligned}$ | Bit device | (Digit designation required) | (Digit designation required) | (Digit designation required) | (Digit designation required) | (Digit designation required) |
|  | Word device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Real number data |  | ${ }^{1)}$ | ${ }^{1)}$ | - | $\bigcirc$ | - |
| Character string data |  | ${ }^{2)}$ | ${ }^{2)}$ | - | - | - |

Tab. A-33: Data that can be used by instructions
${ }^{1}$ Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and Q01CPU).
${ }^{2}$ Character string data can be used in the Q00JCPU, Q00CPU and Q01CPU in combination with the \$MOV instruction only.

Refer to section 3.5 for detailed information on data types.

## A.5.4 Timer comparison

Timer functions

| Name | Function |  |  | QCPU/LCPU | AnUCPU 1) | AnACPU ${ }^{1)}$ | AnNCPU ${ }^{1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed timer | Measurement unit |  |  | 100 ms (default) Change of measurement unit at the parameter is enabled. QCPU/LCPU 1 to 1000 ms (1 ms unit) | Fixed at 100 ms |  |  |
|  | Designation method |  |  |  |  |  |  |
|  | Programming (GX IEC Developer) | TIMER_M (regular/dedicated timers) | Setting value designation and timer start | 2) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | ${ }^{2)}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | 2) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Programming (GX Works2) | Setting value designation and timer start |  | OUT Tn Setting value | OUT Tn Setting value |  |  |
| High-speed timer | Measurement unit |  |  | 10 ms (default) Change of measurement unit at the parameter is enabled. QnUCPU/LCPU: 0.01 to 100 ms ( 0.01 ms unit) QCPU(Other than QnUCPU): 0.1 to 100 ms ( 0.1 ms unit) | Fixed at 100 ms |  |  |
|  | Designation method |  |  | High speed timer specification <br> High speed timer setting: Conducted by sequence program | High speed timer setting: Conducted at parameters |  |  |
| High-speed timer | Programming (GX IEC Developer) | TIMER_M (regular/dedicated timers) | Setting value designation and timer start | - ${ }^{2)}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | 2) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | - ${ }^{2)}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Programming (GX Works2) | Setting value designation and timer start |  | OUT Tn Setting value | OUT Tn Setting value |  |  |

Tab. A-34: Timer comparison

| Name | Function |  |  | QCPU/LCPU | AnUCPU ${ }^{1)}$ | AnACPU ${ }^{1)}$ | AnNCPU ${ }^{1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Retentive low-speed timer | Measurement unit |  |  | Same measurement unit as low speed timer | Fixed at 100 ms |  |  |
|  | Designation method |  |  |  |  |  |  |
|  | Programming (GX IEC Developer) | TIMER_H_M (regular/dedicated timers) | Setting value designation and timer start | - ${ }^{2)}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | - ${ }^{2)}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | - ${ }^{2)}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Programming (GX Works2) | Setting value designation and timer start |  | OUT Tn Setting value | OUT Tn Setting value |  |  |
| Retentive High-speed timer | Measurement unit |  |  | Same measurement unit as high speed timer | - |  |  |
|  | Designation method |  |  | High speed timer specification <br> High speed timer setting: Conducted by sequence program | - |  |  |
|  | Programming (GX IEC Developer) | TIMER_H_M (regular/dedicated timers) | Setting value designation and timer start | - ${ }^{2)}$ | - | - | - |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | - ${ }^{2)}$ | - | - | - |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | - ${ }^{2)}$ | - | - | - |
|  | Programming (GX Works2 | Setting value designation and timer start |  | OUTH STn Set value | - | - | - |
| Setting range for setting value |  |  |  | 1 to 32767 | 1 to 32767 |  |  |
| Processing of | setting value 0 |  |  | ON momentarily | No max | um (does not | me out) |
| Index qualification | Contact |  |  | Enabled (Z0 and Z1 usable only) | Capable |  | Not capable |
|  | Coil |  |  | Enabled (Z0 and Z1 usable only) | Not capable |  | Not capable |
|  | Setting value |  |  | Enabled (Z0 to Z15 are usable) ${ }^{\text {1) }}$ | Not capable |  | Not capable |
|  | Current value |  |  | Enabled (Z0 to Z15 are usable) ${ }^{\text {1) }}$ | Capable |  | Capable |
| Update processing for current value |  |  |  | At OUT Tn instruction execution | After END processing |  |  |
| Contact ON/OFF processing |  |  |  |  |  |  |  |

Tab. A-34: Timer comparison
${ }^{1}$ The initial number for the different timers must be specified in the GX IEC Developer in the dialogbox "PLC Parameter - T/C Range"
${ }^{2}$ GX IEC Developer does not support LCPU
${ }^{3}$ The Q00J/Q00/Q01CPU can use Z0 to Z9.
The Universal model QCPU/LCPU can use Z0 to Z19.

Timer function blocks in the GX IEC Developer

| Name | Function block | Type of CPU |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QCPU | LCPU | AnU | AnA | AnN |
| 10 ms timer | Instance  <br> $\quad$ TIMER_10_FBM  <br> - Coil ValueOut <br> - Preset Status <br> - Valueln  | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 100 ms timer |  | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| retentive timer |  | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Low-speed timer |  | $\bigcirc$ | - | - | - | - |
| High-speed timer |  | $\bigcirc$ | - | - | - | - |
| retentive High-speed timer |  | $\bigcirc$ | - | - | - | - |

Timer function blocks (legend)

| Term in function block | Meaning |  | Indication of <br> regular timers | Indication of <br> retentive timers |
| :--- | :---: | :--- | :--- | :--- |
| Coil | Coil | Execution condition for timer process | TC | STC |
| Preset | Setting value | - | TValue | TValue |
| Valueln | Initial value | Default: 0 | - | - |
| ValueOut | Actual value | - | TN | STN |
| Status | Contact | Output contact is switched after time | TS | STS |

Assign the function block to the instance label specified in the header and assign the input and output variables.

## NOTE Cautions on using timers

During the execution of the OUT T $\square$ instruction, the present value of the timers is updated and the contact is switched ON or OFF. If the present value of the timer is larger than or equal to the set value when the timer coil is turned ON, the contact of that timer is turned ON.
In a program, in which the operation of a timer is started by another timer, the instruction for the timer which is started later must be processed first. For example, if the contact of T1 activates the coil of T2, the instruction for T2 must placed in the program before the instruction for T1.

By doing so, it is prevented that all timer contact are turned ON at the same scan. This can happen if the instruction for a timer, which starts another timer is processed first and the setting value for high speed timers is smaller than the scan time or the setting value for slow speed timers is "1".

## Example

For timers T 0 to T 2 , the program is created in the order the timer operates later.


For timers T0 to T2, the program is created in the order of timer operation.


## A.5.5 Comparison of counters

| Function |  |  | Type of CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QCPU/LCPU | AnU | AnA | AnN |
| Programming <br> (GX IEC Developer) | Counter_M | Setting value designation and counter start | 2) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Counter_Start_M | Setting value designation | ${ }^{2)}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Counter_Value_M | Counter start | 2) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Programming <br> (GX Works2) | OUT Cn Set value | Setting value designation and counter start | 2) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Designation method |  |  | $\longmapsto\left\langle\begin{array}{l} \mathrm{K} 100 \\ \mathrm{C} 0 \end{array}\right\rangle-$ | $\left\lvert\,-\left\langle\begin{array}{l}\mathrm{K} 100 \\ \mathrm{C0}\end{array}\right\rangle-1\right.$ |  |  |
| Index qualification | Contact |  | Enabled (Z0 and Z1 usable only) | Capable |  | Not capable |
|  | Coil |  | Enabled (Z0 and Z1 usable only) | Not capable |  | Not capable |
|  | Setting value |  | Not capable | Not capable |  | Not capable |
|  | Current value |  | Enabled (Z0 to Z15 are usable) ${ }^{\text {1) }}$ | Capable |  | Capable |
| Update processing for current value |  |  | At OUT Cn instruction execution | After END processing |  |  |
| Contact ON/OFF processing |  |  |  |  |  |  |

Tab. A-35: Counter functions
${ }^{1}$ GX IEC Developer does not support LCPU
${ }^{2}$ The Q00J/Q00/Q01CPU can use Z0 to Z9.
The Universal model QCPU/LCPU can use Z0 to Z19.

## Counter function blocks

| Name | Function blocks | Type of CPU |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QCPU | LCPU | AnU | AnA | AnN |
| Counter | Instance  <br> COUNTER_FBM  <br> - Coil  <br> - Vreset  <br> - ValueOut  <br> Valueln $\quad$ Status - | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Tab. A-36: Counter function blocks

| Term in function block | Meaning |  | Indication of counter |
| :--- | :--- | :--- | :--- |
| Coil | Coil | Execution condition for counter | CC |
| Preset | Setting value |  | CValue |
| Valueln | Initial value | Default: 0 | - |
| ValueOut | Current value |  | CN |
| Status | Contact | Output contact is switched after the function <br> block is processed. | CS |

Tab. A-37: Counter function blocks (legend)

## A.5.6 Comparison of display instructions

| Instruction | QCPU/LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: |
| $P \mathrm{R}^{1)}$ | When SM701is OFF: Output continued until 00 H encountered <br> When SM701 is 0 N : 16 characters output | When M9049 is OFF: Output continued until 00 H encountered <br> When M9049 is 0 N : 16 characters output |  |  |
| PRC ${ }^{1)}$ | When SM701 is 0FF: 32 character comment output <br> When SM701 is 0N: Upper 16 characters output | 16-character comment output |  |  |

Tab. A-38: Comparison of display instructions
1 These instructions are not available for a Q00JCPU, Q00CPU or Q01CPU.

## A.5.7 QCPU, LCPU instructions whose designation format has been changed

Since QCPU, LCPU do not use accumulators (A0, A1), the format of the AnU, AnA, and AnN CPU instructions that use accumulators has changed.

| Function | QCPU/LCPU |  | AnU CPU / AnA CPU / AnN CPU |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Instruction format | Remark | Instruction format | Remark |
| 16-bit rotation to right | ROR (d, n) | D: Rotation data | ROR ( n ) | Rotation data is set at A0 |
|  | RCR (d, n) | D: Rotation data The carry flag uses SM700 | RCR (n) | Rotation data is set at AO Carry flag uses M9012 |
| 16-bit rotation to left | ROL (d, n) | D: Rotation data | ROL (n) | Rotation data is set at A0 |
|  | RCL (d, n) | D: Rotation data The carry flag uses SM700 | RCL ( n ) | Rotation data is set at AO Carry flag uses M9012 |
| 32-bit rotation to right | DROR (d, n) | D: Rotation data | DROR (n) | Rotation data is set at AO and A1 |
|  | DRCR (d, n) | D: Rotation data The carry flag uses SM700 | DRCR (n) | Rotation data is set at AO and A1 <br> Carry flag uses M9012 |
| 32-bit rotation to left | DROL (d, n) | D: Rotation data | DROL (n) | Rotation data is set at AO and A1 |
|  | DRCL (d, n) | D: Rotation data The carry flag uses SM700 | DRCL (n) | Rotation data is set at AO and A1 <br> Carry flag uses M9012 |
| 16-bit data search | SER (s1, s2, d, n) | Search results are stored at the $d$ and $d+1$ devices | SER (s1, s2, n) | Search results stored at AO and A1 |
| 32-bit data search | DSER (s1, s2, d, n) | Search results are stored at the $d$ and $d+1$ devices | DSER (s1, s2, n) | Search results stored at AO and A1 <br> Carry flag uses M9012 |
| 16-bit data bit check | SUM (s, d) | Check results are stored at the d device | SUM (s) | Check results stored at A0 |
| 32-bit data bit check | DSUM (s, d) | Check results are stored at the d device | DSUM (s) | Check results stored at A0 |
| Partial refresh | RFS (s, n) | Added dedicated instruction | SEG (d, n) | Only when M9052 is 0 N |
| 8 character ASCII conversion | \$MOV ((character string), d) |  | ASC ((character string), d) |  |
| Carry flag set | SET (SM700) | No dedicated instruction | STC |  |
| Carry flag reset | RST (SM700) | No dedicated instruction | CLC |  |
| Jump to END instruction | GOEND | Added dedicated instruction | CJ (P255) | P255: END instruction designation |
| CHK instruction ${ }^{1)}$ | CHKST CHK | Added CHKST instruction | $\begin{aligned} & \text { CJ (Pn) } \\ & \text { CHK (P254) } \end{aligned}$ |  |

Tab. A-39: Instructions whose expression has changed
${ }^{1}$ These instructions are not available for a Q00JCPU, Q00CPU or Q01CPU.

## A.5.8 AnACPU and AnUCPU dedicated instructions

## Method of expression of dedicated instructions

Dedicated instructions based on the LEDA, LEDB, LEDC, SUB, and LEDR instructions, that are used with the AnACPU or AnUCPU have been changed for the same format as the basic instructions and the application instructions for the QCPU, LCPU.

The instructions that cannot be converted due to the absence of the corresponding instructions in the QCPU, LCPU are converted into OUT SM1255/OUT SM999 (for the Q00J/Q00/ Q01CPU).

The instructions that have been converted into OUT SM1255/OUT SM999 should be replaced by other instructions or deleted.

| QCPU | AnUCPU/AnACPU |
| :--- | :--- |
| Instruction name (s, d, n) | LEDA(B) (instruction name) <br> LEDC/SUB (s) <br> LEDC/SUB (d) <br> LEDC/SUB (n) <br> LEDR |

Tab. A-40: Method of expression of dedicated instruction

## Dedicated instructions whose names have been changed

Dedicated instructions for the AnUCPU or AnACPU which have the same instruction name as is used for basic instructions and application instructions have undergone name changes in the QCPU, LCPU.

| Function | QCPU/LCPU | AnUCPU/AnACPU |
| :--- | :---: | :---: |
| Floating point addition | E+ | ADD |
| Floating point subtraction | E- | SUB |
| Floating point multiplication | Ex | MUL |
| Floating point division | E/ | DIV |
| Data dissociation | NDIS | DIS |
| Data association | NUNI | UNI |
| Updating check patterns | CHKCIR ${ }^{1)}$, CHKEND ${ }^{1)}$ | CHK, CHKEND |

Tab. A-41: Dedicated instructions with changed names
${ }^{1}$ Not available on Q00J/Q00/Q01CPU/Universal model QCPU/LCPU.

## A. 6 Table of special relays

Special relays (SM) are internal relays the application of which is fixed in the PLC. Therefore, they cannot be used like other internal relays in a sequence program. However, some of them can be set ON or OFF in order to control the CPU.

The table below describes the meanings of the headings in the following tables:

| Item | Meaning |
| :---: | :---: |
| Number | Indicates the number of the special relay. |
| Name | Indicates the name of the special relay. |
| Meaning | Contains the function of the special relay in brief. |
| Description | Contains a detailed description of the special relay. |
| Set by (if set) | Indicates whether the special relay is set by the system or the user. <br> <Set by> <br> S : Set by the system <br> U : Set by the user (using a program, programming tool, GOT, or test operation from other external devices) <br> S/U : Set by the system or user <br> Is indicated only if the setting is done by the system. <br> <if set> |
| ACPU M9 $\square \square \square$ | Indicates special relay M9 $\square \square$ corresponding to the ACPU (Change and notation when contents changed. Incompatible with the Q00J/Q00/Q01 and QnPRH.) Items indicated as "New" were newly added to the QCPU or LCPU. |
| Valid for: | Indicates the corresponding CPU: <br> - QCPU: All the System Q CPU modules <br> - Q00J/Q00/Q01: Basic model QCPU <br> - Qn(H): High Performance model QCPU <br> - QnPH: Process CPU <br> - QnPRH: Redundant CPU <br> - QnU: Universal model QCPU <br> - Q00UJ/Q00U/Q01U: Q00UJCPU, Q00UCPU, and Q01UCPU <br> - LCPU: All the L series CPU modules <br> - CPU module model: Only the specified model (Example: Q02UCPU, L26CPU-BT) |

For detailed information on the following topic refer to the manuals:

- Networks $\rightarrow$ Manuals for each network module
- SFC $\rightarrow$ Programming Manual (SFC)

NOTE Do not change the values of special relay set by system using a program or by test operation. Doing so may result in system down or communication failure.

## A.6.1 Diagnostic information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMO | Diagnostic errors | OFF: No error <br> ON: Error | - ON if diagnosis results show error occurrence (Also turns on if an error is detected by an annunciator or the CHK instruction.) <br> - Stays ON subsequently even if normal operations restored. | $\underset{\text { (Error) }}{\text { S }}$ | New | Qn(H) <br> QnPH <br> QnPRH |
|  |  |  | - This relay turns on if an error is detected by diagnostics. (Also turns on if an error is detected by an annunciator.) <br> - This relay remains on even after the system returns to normal. |  |  | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \\ \text { QnU } \\ \text { LCPU } \end{gathered}$ |
| SM1 | Self-diagnostic error | OFF: No self-diagnosis errors <br> ON: Self-diagnosis | - Comes ON when an error occurs as a result of selfdiagnosis. (Remains OFF if an error is detected by an annunciator or the CHK instruction.) <br> - Stays ON subsequently even if normal operations restored. | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9008 | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  |  |  | - This relay turns on if an error is detected by selfdiagnostics. (Remains off if an error is detected by an annunciator.) <br> - This relay remains on even after the system returns to normal. |  |  | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \\ \text { QnU } \\ \text { LCPU } \end{gathered}$ |
| SM5 | Error common information | OFF: No error common information <br> ON: Error common information | When SMO is ON, ON if there is error common information. | $\underset{(\text { Error })}{\mathrm{S}}$ | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM16 | Error individual information | OFF: No error individual information <br> ON: Error individual information | When SMO is $\mathrm{ON}, \mathrm{ON}$ if there is error individual information. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New |  |
| SM50 | Error reset | OFF $\rightarrow$ ON: Error reset | Conducts error reset operation. | U | New |  |
| SM51 | Battery low latch | OFF: Normal <br> ON: Battery low | ON if battery voltage at CPU or memory card drops below rated value. <br> Stays ON subsequently even after normal operation is restored. <br> Synchronous with BAT. ALARM LED. | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9007 | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  |  |  | ON if battery voltage at CPU drops below rated value. Stays ON subsequently even after normal operation is restored. <br> Synchronous with ERR. LED. |  | New | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ |
| SM52 | Battery low | OFF: Normal ON: Battery low | Same as SM51, but goes OFF subsequently when battery voltage returns to normal. | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9006 | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM53 | AC/DC DOWN detection | OFF: AC/DC DOWN not detected <br> ON: AC/DC DOWN detected | Comes ON when a AC power supply module is used and a momentary power interruption not exceeding 20 ms has occured; reset by turning the power OFF then ON again. | $\stackrel{\mathrm{S}}{\text { (Error) }}$ | M9005 | QCPU |
|  |  |  | Comes ON when a AC power supply module is used and a momentary power interruption not exceeding 10 ms has occured; reset by turning the power OFF then ON again. |  |  | LCPU |
|  |  |  | Comes ON when a DC power supply module is used and a momentary power interruption not exceeding 10 ms has occured; reset by turning the power OFF then ON again. |  |  | $\begin{aligned} & \text { Q CPU } \\ & \text { LCPU } \end{aligned}$ |
| SM56 | Operation errors | OFF: Normal <br> ON: Operation error | ON when operation error is generated. Stays ON subsequently even if normal operation is restored. | $\underset{(\text { Error })}{\text { S }}$ | M9011 | $\begin{aligned} & \text { Q CPU } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-42: Special relays (1): Diagnostic information

| Number | Name | Meaning | Description |  | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM60 | Blown fuse detection | OFF: Normal <br> ON: Module with blown fuse | Comes ON even if there is only one output module with a blown fuse and remains ON even after return to normal. <br> Blown fuse state is checked even for remote I/O station output modules. |  | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9000 | QCPU |
| SM61 | I/O module Verification error | OFF: Normal ON: Error | Comes ON if there is a discrepancy between the actual I/O modules and the registered information when the power is turned on. <br> Remains ON even after return to normal. <br> I/O module verification is also conducted for remote I/O station modules. |  | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9002 | $\begin{aligned} & \text { Q CPU } \\ & \text { LCPU } \end{aligned}$ |
| SM62 | Annunciator detection | OFF: Not detected <br> ON: Detected | Goes ON if at least one annunciator F goes ON . |  | execution) | M9009 |  |
| SM80 | CHK detection | OFF: Not detected ON: Detected | Goes ON if error is detected by CHK instruction. Stays ON subsequently even after normal operation is restored. |  | S (Instruction execution) | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SM84 | Error clear | OFF $\rightarrow$ ON: Error clear | Turns on to clear an error set to SD84 and SD85. |  | U |  | LCPU |
| SM90 | Startup of watchdog timer for step transition (Enabled only when SFC program exists) | OFF: Not startet (watchdog timer reset) <br> ON: Started (watchdog timer started) | Corresponds to SD90 | Goes ON when measurement of step transition watchdog timer is commenced. Resets watchdog timer when it goes OFF. |  | M9108 | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SM91 |  |  | Corresponds to SD91 |  |  | M9109 |  |
| SM92 |  |  | Corresponds to SD92 |  |  | M9110 |  |
| SM93 |  |  | Corresponds to SD93 |  |  | M9111 |  |
| SM94 |  |  | Corresponds to SD94 |  |  | M9112 |  |
| SM95 |  |  | Corresponds to SD95 |  |  | M9113 |  |
| SM96 |  |  | Corresponds to SD96 |  |  | M9114 |  |
| SM97 |  |  | Corresponds to SD97 |  |  | New |  |
| SM98 |  |  | Corresponds to SD98 |  |  |  |  |
| SM99 |  |  | Corresponds to SD99 |  |  |  |  |
| SM100 | Serial communication function in use | OFF: Serial communication is not in use <br> ON: Serial communication is used | Indicates whether the serial communication function in the serial communication setting parameter is selected or not. |  | $\begin{gathered} S \\ \text { (power on or reset) } \end{gathered}$ | New | $\begin{gathered} \text { Q00/Q01 } \\ \text { Q00UJ/ } \\ \text { Q00U/Q01U } \\ \text { Q02U 2) } \end{gathered}$ |
| SM101 | Communication protocol status flag | OFF: Protocol for programming devices <br> ON: MC protocol | Indicates whether the device that is communicating via the RS232 interface is using the protocol for progamming devices or the MC protocol. |  | $\begin{gathered} \mathrm{S} \\ \text { (RS232 } \\ \text { communication) } \end{gathered}$ | New | $\begin{gathered} \hline \text { Q00/Q01 } \\ \text { Q00UJ/ } \\ \text { Q00U/Q01U } \\ \text { Q02U 2) } \end{gathered}$ |
|  |  | Communication with programming tool | Always off (communication with a programming tool) |  |  |  | LCPU |
| SM110 | Protocol error | OFF: No error <br> ON: Error | Turns ON when an abn communication in the Remains ON if the pro after. | otocol was used to make mmunication function. estored to normal there- | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | $\begin{gathered} \text { Q00/Q01 } \\ \text { Q00UJ/ } \\ \text { Q00U/Q01U } \\ \text { Q02U }{ }^{2)} \end{gathered}$ |
| SM111 | Communication status | OFF: No error <br> ON: Error | Turns ON when the mode was different from the tion function. Remains ON if the mo ter. | to make communication the serial communicaored to normal thereaf- | $\underset{\text { (Error) }}{\mathrm{S}}$ |  |  |
| SM112 | Clear error information | ON: Clear special relays and registers | When turned ON, the are reset and the cont isters SD110 and SD1 | lays SM110 and SM111 <br> diagnostic special regred. | U |  |  |
| SM113 | Overrun error | OFF: No error ON: Error | Turns ON when an ove during the serial comm | (to much data) occured n. | $\underset{\text { (Error) }}{\mathrm{S}}$ |  |  |
| SM114 | Parity error | OFF: No error ON: Error | Turns ON when a parity communication. | ccured during the serial | $\underset{\text { (Error) }}{\mathrm{S}}$ |  |  |
| SM115 | Framing error | OFF: No error ON: Error | Turns ON when a framing error occured during the serial communication. |  | $\underset{\text { (Error) }}{\mathrm{S}}$ |  |  |

Tab. A-42: Special relays (1): Diagnostic information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { M9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM165 | Program memory batch transfer execution status | OFF: Completed <br> ON: Not being executed or Not completed | - Turns on when data are written to the program cache memory. <br> - Turns off when program memory batch transfer is completed. <br> - Remains on when data written to the program cache memory are not batchtransferred to the program memory. | S (Status change) | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-42: Special relays (1): Diagnostic information
1 The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10012" or higher.
- Q13UDHCPU, Q26UDHCPU

2 The module whose first 5 digits of serial No. is "10102" or higher.

## A.6.2 System information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM202 | LED off command | OFF $\rightarrow$ ON: LED off | At change from OFF to ON, the LEDs corresponding to the individual bits at SD202 go off. | U | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SM203 | STOP contact | STOP state | Goes ON at STOP state. | S <br> (Status change) | M9042 | Q CPU |
| SM204 | PAUSE contact | PAUSE state | Goes ON at PAUSE state. | S (Status change) | M9041 | LCPU |
| SM206 | PAUSE enable coil | OFF: PAUSE disabled <br> ON: PAUSE enabled | PAUSE state is entered if this relay is 0 N when the remote PAUSE contact goes ON. | U | M9040 | $\begin{aligned} & \text { Q CPU } \\ & \text { LCPU } \end{aligned}$ |
| SM210 | Clock data set request | OFF: Ignored <br> ON: Set request | When this relay goes from OFF to ON, clock data being stored from SD210 through SD213 after execution of END instruction for changed scan is written to the clock device. | U | M9025 | $\begin{aligned} & \text { Q CPU } \\ & \text { LCPU } \end{aligned}$ |
| SM211 | Clock data error | OFF: No error ON: Error | ON when error is generated in clock data (SD210 through SD213) value and OFF if no error is detected. |  | M9026 |  |
| SM213 | Clock data read request | OFF: Ignored ON: Read request | When this relay is ON, clock data is read to SD210 through SD213 as BCD values. | U | M9028 | $\begin{aligned} & \text { Q CPU } \\ & \text { LCPU } \end{aligned}$ |
| SM220 | CPU No. 1 preparation completed | OFF: CPU No. 1 preparation uncompleted <br> ON: CPU No. 1 preparation completed | Turns on when an access to CPU No. 1 from another CPU becomes possible after power-on or reset operation. This relay is used as an interlock for accessing CPU No. 1 when the multiple CPU synchronous setting is set to asynchronous. | S <br> (When status changed) | New | QCPU |
| SM221 | CPU No. 2 preparation completed | OFF: CPU No. 2preparation <br> uncompleted <br> ON: <br> CPU No. 2 <br> preparation <br> completed | Turns on when an access to CPU No. 2 from another CPU becomes possible after power-on or reset operation. This relay is used as an interlock for accessing CPU No. 2 when the multiple CPU synchronous setting is set to asynchronous. |  |  | Qnu 7) |
| SM222 | CPU No. 3 preparation completed | OFF: CPU No. 3 preparation uncompleted <br> ON: CPU No. 3 preparation completed | Turns on when an access to CPU No. 3 from another CPU becomes possible after power-on or reset operation. This relay is used as an interlock for accessing CPU No. 3 when the multiple CPU synchronous setting is set to asynchronous. |  |  |  |
| SM223 | CPU No. 4 preparation completed | OFF: CPU No. 4 preparation uncompleted <br> ON: CPU No. 4 preparation completed | Turns on when an access to CPU No. 4 from another CPU becomes possible after power-on or reset operation. This relay is used as an interlock for accessing CPU No. 4 when the multiple CPU synchronous setting is set to asynchronous. |  |  | QnU ${ }^{5}$ |
| SM235 | Online module change flag | OFF: Online module change is not in progress <br> ON: Online module change in progress | This relay is on during online module change. (for host CPU) | S <br> (During online module change) |  | QnPH |
| SM236 | Online module change complete flag | OFF: Online module change incomplete <br> ON: Online module change complete | - This relay is on only for one scan after completion of online module change. <br> - This relay can be used only in the scan execution type program. (for host CPU) | S (When online module change is complete) |  |  |
| SM237 | Device range check inhibit flag | OFF: Device range checked <br> ON: Device range not checked | Selects whether to check a device range during execution of the BMOV, FMOV or DFMOV instruction (only when the conditions for subset processing are established). | U | New | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-43:
Special relays (2): System information

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM240 | CPU No. 1 reset flag | OFF: No reset <br> ON: CPU 1 has been reset | This flag comes ON when the CPU no. 1 has been reset or has been removed from the base. The other CPUs of the multi-CPU system are also put in reset status. | S <br> (Status change) | New | $\begin{gathered} \text { Qoo/Q001 }{ }^{1)} \\ \text { Qn(H) }{ }^{1)} \\ \text { QnPH } \\ \text { QnU }{ }^{7)} \end{gathered}$ |
|  |  | Reset status | Aways off (reset status) |  |  | LCPU |
| SM241 | CPU No. 2 reset flag | OFF: No reset <br> ON: CPU 2 has been reset | This flag comes ON when the CPU no. 2 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occur. | S <br> (Status change) | New | $\begin{gathered} \text { Qooo/Q001 }{ }^{1)} \\ \text { Qn(H) }{ }^{1)} \\ \text { QnPH } \\ \text { QnU }{ }^{7)} \end{gathered}$ |
| SM242 | CPU No. 3 reset flag | OFF: No reset <br> ON: CPU 3 has been reset | This flag comes ON when the CPU no. 3 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occur. | S <br> (Status change) | New |  |
| SM243 | CPU No. 4 reset flag | OFF: No reset <br> ON: CPU 4 has been reset | This flag comes ON when the CPU no. 4 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occur. | S <br> (Status change) | New | $\begin{gathered} \hline \operatorname{Qn}(H)^{1)} \\ \mathrm{QnPH} \\ \mathrm{QnU}^{5} \end{gathered}$ |
| SM244 | CPU No. 1 error flag | OFF: No error <br> ON: CPU no. 1 is stopped due to an error | The set flag indicates that an error has occured which has stopped the CPU. <br> The flag goes OFF when the CPU is normal or when an error occurs which will not stop the CPU. | S <br> (Status change) | New | $\begin{gathered} \hline \text { Qoo/Q01 }{ }^{1)} \\ \text { Qn(H) }{ }^{1)} \\ \text { QnPH } \\ \text { QnU }{ }^{7)} \\ \text { LCPU } \end{gathered}$ |
| SM245 | CPU No. 2 error flag | OFF: No error <br> ON: CPU no. 2 is stopped due to an error |  | S <br> (Status change) | New | $\begin{gathered} \text { Qooo/Q001 }{ }^{1)} \\ \text { Qn(H) }{ }^{1)} \\ \text { QnPH } \\ \text { QnU } \left.{ }^{7}\right) \end{gathered}$ |
| SM246 | CPU No. 3 error flag | OFF: No error <br> ON: CPU no. 3 is stopped due to an error |  | S <br> (Status change) | New |  |
| SM247 | CPU No. 4 error flag | OFF: No error <br> ON: CPU no. 4 is stopped due to an error |  | S <br> (Status change) | New | $\begin{gathered} \hline \operatorname{Qn}(\mathrm{H})^{1)} \\ \mathrm{QnPH} \\ \mathrm{QnU}^{5)} \end{gathered}$ |
| SM250 | Max. loaded I/O read | OFF: Ignored ON: Read | When this relay goes from OFF to ON, maximum loaded I/O number is read to SD250. | U | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| SM254 | All stations refresh command | OFF: Refresh the head station only <br> ON: Refresh all stations | - Effective for the batch refresh and the low-speed cycle. <br> - Designate whether to receive arrival stations only or to receive all slave stations in the MELSECNET/H. <br> - Effective for the batch refresh and the low-speed cycle. <br> - Designate whether to receive arrival stations only or to receive all slave stations in the CC-Link IE controller network. | U | New | Qn(H) <br> QnPH <br> QnPRH |
|  |  |  | - Effective for the batch refresh and the low-speed cycle. <br> - Specify whether to receive only arrival station or all stations in the MELSECNET/H or CC-Link IE controller network. |  |  | QnU |
| SM255 | MELSECNET/10, MELSECNET/H module 1 information | OFF: Operative network <br> ON: Standby network | Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{S}$ | New | Qn(H) |
| SM256 |  | OFF: Reads <br> ON: Does not read | For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module. | U | New | $\begin{aligned} & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| SM257 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link (B, W etc.) designate whether to write to the link module. | U | New |  |

Tab. A-43: Special relays (2): System information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM260 | MELSECNET/10, MELSECNET/H module 2 information | OFF: Operative network <br> ON: Standby network | Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{S}$ | New | Qn(H) <br> QnPH <br> QnPRH |
| SM261 |  | OFF: Reads <br> ON: Does not read | For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module. | U | New |  |
| SM262 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link (B, W etc.) designate whether to write to the link module. | U | New |  |
| SM265 | MELSECNET/10, MELSECNET/H module 3 information | OFF: Operative network <br> ON: Standby network | Goes ON for standby network. <br> (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{S}$ | New | Qn(H) <br> QnPH <br> QnPRH |
| SM266 |  | OFF: Reads <br> ON: Does not read | For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module. | U | New |  |
| SM267 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link (B, W etc.) designate whether to write to the link module. | U | New |  |
| SM270 | MELSECNET/10 module 4 information | OFF: Operative network <br> ON: Standby network | Goes ON for standby network. <br> (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{S}$ | New | Qn(H) <br> QnPH <br> QnPRH |
| SM271 |  | OFF: Reads <br> ON: Does not read | For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module. | U | New |  |
| SM272 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link (B, W etc.) designate whether to write to the link module. | U | New |  |
| SM280 | CC-Link error | OFF: Normal ON: Error | Goes ON when a CC-Link error is detected in any of the CC-Link modules installed. <br> Goes OFF when normal operation is restored. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| SM310 | RS-232 adapter | OFF: Not connected <br> ON: Connected | This relay stores information on whether an RS-232 adapter is connected or not. Connection of an RS-232 adapter is checked at the time of initialization, and if it is connected, this relay turns on. The on/off status set during initialization is held until the power is turned off and on again or the system is reset. | $\underset{\text { (Initial) }}{S}$ | New | LCPU |
| SM315 | Communication reserved time delay enable flag | OFF: Witout delay <br> ON: With delay | - The usage of this flag is enabled when the time reserved for communication has been set in SD315. <br> - When this flag is turned ON, the END processing is delayed by the time set in SD315 if no communication is performed. The scan time increases by the time set in SD315. <br> - When this flag is turned OFF, the END processing is performed without delay if there is no communication processing. | U | New | $\begin{gathered} \text { Q00J/Q00/ } \\ \text { Q01 } \end{gathered}$ |
| SM319 | Automatic CCLink start | OFF: Not activated ON: Activated | - This relay indicates whether the CC-Link module is started and all the data are refreshed by the automatic CC-Link start function. <br> - This relay is on when all the data are refreshed by the automatic CC-Link start function. <br> - Then the automatic CC-Link start function is not activated, or when the refresh device range is insufficient, this relay is turned off. (If the refresh device range set for the automatic CC-Link start function is insufficient, all of the refresh is stopped.) | S (Initial processing and status change) | New | LCPU |

Tab. A-43: Special relays (2): System information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM320 | Presence/absence of SFC program | OFF: SFC program absent <br> ON: SFC program present | ON if SFC program is correctly registered, and OFF if not registered. <br> Goes OFF if SFC dedicated instruction is not correct. | $\underset{\text { (Initial) }}{S}$ | M9100 | Q00J/Q00/ <br> Q01 ${ }^{1)}$ <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SM321 | Start/stop SFC program | OFF: SFC program stop <br> ON: SFC program start | Initial value is set at the same value as SM900. (Goes ON automatically if SFC program is present.) SFC program will not execute if this goes OFF prior to SFC program processing. <br> Subsequently, starts SFC program when this goes from OFF to ON. <br> Subsequently, stops SFC program when this goes from ON to OFF. | $\underset{(\text { Initial }) / U}{S}$ | M9101 format change |  |
| SM322 | SFC program start state | OFF: Initial start ON: Restart | Initial value is set at ON or OFF depending on parameters. <br> When OFF, all execution states are cleared from time SFC program was stopped; starts from the initial step of block where the start request was made. <br> When ON, starts from execution block and execution step active at time SFC program was stopped. <br> ( ON is enabled only when resumptive start has been designated at parameters.) <br> SM902 is not automatically designated for latch. | $\begin{gathered} \mathrm{S} / \mathrm{U} \\ \text { (Initial) } \end{gathered}$ | M9102 <br> format change |  |
| SM323 | Presence/absence of continuous transition for entire block | OFF: Continuous transition not effective <br> ON: Continuous transition effective | When OFF, transition occurs at one scan/one step, for all blocks. <br> When ON, transition occurs continuously for all blocks in one scan. <br> In designation of individual blocks, priority is given to the continuous transition bit of the block. <br> (Designation is checked when block starts.) | U | M9103 | Q00J/Q00/ <br> Q01 ${ }^{1)}$ <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  |  |  |  |  | M9104 |  |
| SM324 | Continuous transition prevention flag | OFF: When transition is executed <br> ON: When no transition | continuous transition is not being executed; goes OFF when continuous transition is being executed. Normally ON when continuous transition is not effective. | S (Status change) | New | $\begin{gathered} \hline \text { QOOJ/QOO/ } \\ \text { Q01 }{ }^{1)} \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| SM325 | Output mode at block stop | OFF: OFF <br> ON: Preserves | When block stops, selects active step operation output. All coil outputs go OFF when OFF. Coil outputs are preserved when ON. | S (Status change) | M9196 | $\begin{gathered} \text { Q00JJ/Q00/ } \\ \text { Q01 }{ }^{1} \text { / } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \\ \text { LCPU } \end{gathered}$ |
| SM326 | SFC device clear mode | OFF: Clear device <br> ON: Preserves device | Selects the device status when the stopped CPU is run after the sequence profram or SFC program has been modified when the SFC program exists. | U | New |  |
| SM327 | Output during end step execution | OFF: Hold step output turned OFF (cleared) <br> ON: Hold step <br> output held | If this relay is off, the coil output turns off when the step held after transition (SC, SE, or ST) reaches the end step. | $\begin{gathered} \text { S } \\ \text { (Initial) } \\ U \end{gathered}$ | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  |  |  |  |  | New | $\begin{gathered} \text { Q00J/Q00/ } \\ \text { Q01 }{ }^{11} \end{gathered}$ |
| SM328 | Clear processing mode when end step is reached | OFF: Clear processing is performed. <br> ON: Clear processing is not performed. | Select whether clear processing will be performed or not if active steps other than the ones being held exist in the block when the end step is reached. <br> - When this relay turns OFF, all active steps are forcibly terminated to terminate the block. <br> - When this relay is 0 N , the execution of the block is continued as-is. <br> - If active steps other than the ones being held do not exist when the end step is reached, the steps being held are terminated to terminate the block. | U | New | $\begin{gathered} \text { QOOD/QOOO/ } \\ \text { Q01 }{ }^{11} \\ \text { QnU } \\ \text { LCPU } \end{gathered}$ |

Tab. A-43: Special relays (2): System information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM329 | Online change (inactive block) status flag | OFF: Not executed <br> ON: Being executed | This relay is on while online change (inactive block) is executed. | S <br> (Status change) | New | QnU ${ }^{8)}$ |
| SM330 | Operation mode for low-speed execution type programs | OFF: Asynchronous mode <br> ON: Synchronous mode | - Asynchronous mode: Mode where the operations for the low-speed execution type program are continued during excess time. <br> - Synchronous mode: Mode where the operations for the low-speed execution type program are started from the next scan even when there is excess time. | U | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| SM331 | Normal SFC program execution status | OFF: Not executed <br> ON: Being executed | - This relay stores the information on whether the normal SFC program is in execution or not. <br> - Used as an interlock for execution of the SFC control instruction. | S <br> (Status change) | New | $\begin{aligned} & \text { Qn }(H)^{3)} \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| SM332 | Program execution management SFC program execution status | OFF: Not executed ON: Being executed | - This relay stores the information on whether the SFC program for program execution management is in execution or not. <br> - Used as an interlock for execution of the SFC control instruction. |  |  |  |
| SM390 | Access execution flag | ON indicates completion of intelligent function module access | - This relay stores the status information on the intelligent function module access instruction that was just executed. (This data is overwritten if the intelligent function module access instruction is executed again.) <br> - Used by the user in a program as a completion bit. | S <br> (Status change) | New | Qn(H) <br> QnPH <br> QnPRH |
| SM391 | GINT instruction execution completion flag | OFF: Not executed ON: Execution completed | Stores the execution status of the S(P).GINT instruction. <br> - Turns off before execution of the instruction. <br> - Turns on after completion of the instruction. | S (Instruction execution) | New | QnU |

Tab. A-43: Special relays (2): System information
${ }^{1}$ This applies to the CPU of function version B or later.
2 The module whose first 5 digits of serial №. is " 09012 " or higher.
${ }^{3}$ The module whose first 5 digits of serial No. is "04122" or higher.
${ }^{4}$ The module whose first 5 digits of serial №. is " 07032 " or higher.
${ }^{5}$ The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
${ }^{6}$ The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10012" or higher.
- Q13UDHCPU, Q26UDHCPU

7 The Universal model QCPU except the QOOUJCPU.
8 This applies when the first five digits of the serial number is "12052" or higher.

## A.6.3 System clocks

| Number | Name | Meaning |  | Description |  | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM400 | Always ON | ON OFF |  | This flag is normally ON |  | S (Every END processing) | M9036 | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM401 | Always OFF | $\begin{array}{\|l\|} \hline \text { ON } \\ \text { OFF } \\ \hline \end{array}$ |  | This flag is normally OFF |  | S <br> (Every END processing) | M9037 |  |
| SM402 | ON for 1 scan only after RUN | $\begin{array}{ll} \text { ON } & - \\ \text { OFF } & 1 \\ \hline \end{array}$ |  | - After RUN, ON for 1 scan only. <br> - This connection can be used for scan execution type programs only. <br> - When an initial execution type program is used, this relay turns off at the END processing of the scan execution type program in the first scan after the CPU module enters the RUN status. |  | S (Every END processing) | M9038 | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  |  |  |  | After RUN, ON for | scan only. |  | New | $\begin{array}{\|c\|} \hline \text { Q00J/Q00 } \\ / Q 01 \end{array}$ |
| SM403 | After RUN, OFF for 1 scan only | ON <br> OFF | $\overrightarrow{1 s c a n}$ | - After RUN, OFF for 1 scan only. <br> - This connection can be used for scan execution type programs only. <br> - When an initial execution type program is used, this relay turns on at the END processing of the scan execution type program in the first scan after the CPU module enters the RUN status. <br> After RUN, OFF for 1 scan only. |  | S <br> (Every END processing) | M9039 | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
|  |  |  |  |  |  | New | $\begin{array}{\|c\|} \hline \text { Q00J/Q00 } \\ / Q 01 \end{array}$ |  |
| SM404 | ON for 1 scan only after RUN | $\begin{array}{ll} \hline \text { ON } & - \\ \text { OFF } & 1 \\ \hline \end{array}$ | $\xrightarrow{\operatorname{scan}}$ | After RUN, ON for 1 scan only. This connection can be used for scan execution type programs only. |  |  | S <br> (Every END processing) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| SM405 | After RUN, OFF for 1 scan only | $\begin{array}{\|ll} \hline \text { ON } & \\ \text { OFF } & 1 \end{array}$ | $\stackrel{\leftrightarrow}{\mathrm{scan}}$ | After RUN, OFF for 1 scan only. This connection can be used for scan execution type programs only. |  | S <br> (Every END <br> processing) | New |  |  |
| SM409 | 0.01 second clock | $0.005 \mathrm{~s} 0.005 \mathrm{~s}$$\qquad$$\qquad$ |  | Repeatedly changes between ON and OFF at 5-ms interval. <br> When power supply is turned ON , or reset is performed, starts with OFF. |  | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |  |
| SM410 | 0.1 second clock | 0.05 s 0 | 0.05 s | Repeatedly changes between ON and OFF at each designated time interval. <br> When power supply is turned ON , or reset is performed, starts with OFF. |  | S (Status change) | M9030 |  |  |
| SM411 | 0.2 second clock | 0.15 | s |  |  | M9031 |  |  |  |
| SM412 | 1 second clock | $0.5 \mathrm{~s}{ }^{0}$ | 0.5 s |  |  | M9032 | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |  |  |
| SM413 | 2 second clock | 15 | $1{ }^{\text {s }}$ |  |  | M9033 |  |  |  |
| SM414 | $2 \times \mathrm{n}$ second clock | $n^{n(s)}$ | $\frac{n(s)}{}$ | Goes between ON number of seconds | nd OFF in accordance with the designated by SD414. |  | M9034 <br> format change |  |  |

Tab. A-44: Special relays (3): System clocks

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { M9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM415 | 2 xn ms clock | $]^{n(\mathrm{~ms})} \sqrt{n(\mathrm{~ms})} \quad \square$ | Goes between ON and OFF in accordance with the number of milliseconds designated by SD415. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SM420 | User timing clock No. 0 | $\xrightarrow{\substack{n 2 \\ \text { scan }}}$ | Relay repeats ON/OFF switching at fixed scan intervals. <br> When power supply is turned ON , or reset is performed, goes from OFF to start. <br> The ON/OFF intervals are set with the DUTY instruction. | $\underset{\text { (Every END }}{\mathrm{S}}$ processing) | M9020 | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM421 | User timing clock No. 1 |  |  |  | M9021 |  |
| SM422 | User timing clock No. 2 |  |  |  | M9022 |  |
| SM423 | User timing clock No. 3 |  |  |  | M9023 |  |
| SM424 | User timing clock No. 4 |  |  |  |  |  |
| SM430 | User timing clock No. 5 |  | $\begin{array}{lll} -\mathrm{n} 1^{*} & \mathrm{~d} \\ -\mathrm{n} 2^{+} & \mathrm{SM} & \end{array}$ |  |  |  |
| SM431 | User timing clock No. 6 |  |  |  | M9024 |  |
| SM432 | User timing clock No. 7 |  | For use with SM420 through SM424 low speed programs. | $\underset{\text { (Every END }}{\mathrm{S}}$ processing) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| SM433 | User timing clock No. 8 |  |  |  |  |  |
| SM434 | User timing clock No. 9 |  |  |  |  |  |

Tab. A-44: Special relays (3): System clocks

## A.6.4 Scan information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 $\square \square \square$ | Valid <br> for: |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SM510 | Low speed program <br> execution flag | OFF: Completed or <br> not executed <br> ON: Execution under <br> way | Goes ON when low-speed execution type program <br> is executed. | S <br> (Every END <br> processing) | New | Qn(H) <br> QnPH |
| SM551 | Reads module service <br> interval | OFF: Ignored <br> ON: Read | When this goes from OFF to ON, the module serv- <br> ice interval designated by SD550 is read to SD551 <br> through SD552. | U | New | Qn(H) <br> QnPH <br> QnPRH |

Tab. A-45: Special relays (4): Scan information

## A.6.5 I/O refresh

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM580 | Program to program I/O refresh | OFF: Not refreshed <br> ON: Refreshed | When this relay is turned on, I/O refresh is performed after execution of the first program, and then the next program is executed. When a sequence program and a SFC program are to be executed, the sequence program is executed, $I / 0$ refresh is performed, and then the SFC program is executed. | U | New | $\begin{gathered} \text { Q00J/Q00 } \\ / \mathrm{QO1}{ }^{11} \end{gathered}$ |

Tab. A-46: Special relays (5): I/O refresh
${ }^{1}$ This applies to the CPU of function version B or later.

## A.6.6 Drive information

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM600 | Memory card usable flags | OFF: Unusable <br> ON: Use enabled | ON when memory card is ready for use by user. | S (Status change) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \\ & \text { QnPRH } \\ & \mathrm{QnU}^{1)} \end{aligned}$ |
|  |  |  | Turns ON when the SD memory card becomes ready for use. (This relay turns on when a compatible SD memory card is inserted and set to be enabled with the SD memory card lock switch.) |  |  | LCPU |
| SM601 | Memory card protect flag | OFF: No protect ON: Protect | Goes ON when memory card protect switch is ON. | S <br> (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU 1) <br> LCPU |
| SM602 | Drive 1 flag | OFF: No drive 1 <br> ON: Drive 1 present | Goes ON when drive 1 (card 1 RAM area) is present. | S (Status change) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \\ & \text { QnU 1) } \end{aligned}$ |
| SM603 | Drive 2 flag | OFF: No drive 2 <br> ON: Drive 2 present | Goes ON when drive 2 (card 1 ROM area) is present. | S <br> (Status change) | New | $\begin{gathered} \mathrm{Qn}(\mathrm{H}) \\ \mathrm{QnPH} \\ \mathrm{QnPRH} \\ \text { QnU } \end{gathered}$ |
|  |  |  | Is ON while a SD memory card is being inserted. (This relay is ON while a SD memory card is being inserted, regardless of the availability and the type of the card.) | S (Status change) |  | LCPU |
| SM604 | Memory card in-use flag | OFF: Not in use ON: In use | Goes ON when memory card is in use. | S <br> (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU 1) <br> LCPU |
| SM605 | Memory card remove/insert prohibit flag | OFF: Remove/insert enabled <br> ON: Remove/insert prohibited | Goes ON when memory card cannot be inserted or removed. | U | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{1)}$ |
|  |  |  | Turns ON to disable the insertion and removal of a memory card. (Turns ON when a compatible SD memory card is inserted and set to be enabled with the SD memory card lock switch. This relay does not turn ON while "ICM.OPE.ERROR" occurs.) | S (Status change) | New | LCPU |
| SM606 | SD memory card forced disable instruction | OFF: SD memory card forced disable cancel instruction <br> ON: SD memory card forced disable instruction | - This relay is turned on to execute the SD memory card forced disable instruction. <br> - When there are any functions accessing to an SD memory card, the process of disablement is held until it is completed. <br> - This relay is turned off to cancel the SD memory card forced disable instruction. | U | New | LCPU |
| SM607 | SD memory card forced disable status flag | OFF: Not being disabled by SD memory card forced disable instruction <br> ON: Being disabled by SD memory card forced disable instruction | - This relay turns on when an SD memory card is disabled by turning on SM606 (SD memory card forced disable instruction). <br> - This relay turns off when the forced disable status of SD memory card is canceled by turning off SM606 (SD memory card forced disable instruction). | S (Status change) | New | LCPU |

Tab. A-47: Special relays (6): Drive information

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM609 | Memory card remove/insert enable flag | OFF: Remove/insert prohibited <br> ON: Remove/insert enabled | - This relay is turned ON to enable the insertion and removal of a memory card. <br> - Turned OFF by the system after the memory card is removed. <br> - This relay can be used while both SM604 and SM605 are off. | S/U | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{1)}$ |
| SM620 | Drive 3/4 usable flags | OFF: Unusable <br> ON: Use enabled | Always ON | $\underset{\text { (Initial) }}{S}$ | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM621 | Drive 3/4 protect flag | OFF: No protect ON: Protect | Always OFF | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM622 | Drive 3 flag | OFF: No drive 3 <br> ON: Drive 3 present | Always ON | $\underset{\text { (Initial) }}{S}$ | New | QOOJ/Q00 $/$ Q01 Qn(H) QnPH QnPRH QnU LCPU LCP |
| SM623 | Drive 4 flag | OFF: No drive 4 <br> ON: Drive 4 present | Always ON | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM624 | Drive 3/4 in-use flag | OFF: Not in use ON: In Use | This relay is ON while a file stored in the drive 3 (standard RAM) or the drive 4 (standard ROM) is being used. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SM640 | File register use | OFF: File register not in use <br> ON: File register in use | Goes ON when file register is in use. | S (Status change) | New | Q00J/Q00 $/$ Q01 Qn(H) QnPH QnPRH QnU ${ }^{2)}$ LCPU |
| SM650 | Comment use | OFF: Comment not used <br> ON: Comment in use | Goes ON when comment ile is in use. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SM660 | Boot operation | OFF: Internal memory execution <br> ON: Boot operation in progress | Goes ON while boot operation is in process Goes OFF if boot designation switch is OFF. | S <br> (Status change) | New | Qn(H) <br> QnPH <br> QnPRH |
|  |  | OFF: Program memory execution <br> ON: Boot operation in progress | Goes ON while boot operation is in process |  |  | $\begin{array}{\|c\|} \hline \text { Q00J/Q00 } \\ / \text { Q01 } \\ \text { QnU 3) } \\ \text { LCPU } \end{array}$ |
| SM671 | Latch data backup to standard ROM completion flag | OFF: Not completed <br> ON: Completed | - This relay turns on when latch data backup to the standard ROM is completed. <br> - Time when the backup is completed is stored in SD672 or later. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| SM672 | Memory card A file register access range flag | OFF: Within access range <br> ON: Outside access range | Goes ON when access is made to area outside the range of file register R of memory card A (set within END processing). Reset at user program. | S/U | New | Qn(H) <br> QnPH <br> QnPRH |
| SM675 | Error completion of latch data backup to standard ROM | OFF: No Error <br> ON: Error | - This relay turns on if latch data backup to the standard ROM is not completed. <br> - This relay turns off when the backup is completed. | S | New | QnU LCPU |

Tab. A-47: Special relays (6): Drive information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { M9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM676 | Specification of restration repeated execution | OFF: Not specified <br> ON: Specified | - When latch data are backed up while this relay is on, the backup data will be restored at every power-on of the CPU module. <br> - The backup data will be restored at every power-on until the latch data are deleted or the latch data are backed up again. | U | New | QnU <br> LCPU |
| SM680 | Program memory write error | OFF: Write not executed/normal <br> ON: Write error | This relay turns on if a write error is detected during writing to the program memory (flash ROM). This relay turns off when a write command is given. | S (At write) | New | QnU <br> LCPU |
| SM681 | Program memory writing flag | OFF: Write not executed ON: During writing | This relay is on during writing to the program memory (flash ROM) and turns off when the writing is completed. | S (At write) | New | QnU <br> LCPU |
| SM682 | Program memory overwrite count error flag | OFF: Overwrite count is less than 100,000 <br> ON : Overwrite count is 100,000 or more | This relay turns on when overwrite count of the program memory (flash ROM) reaches to 100,000 . (It is necessary to change CPU module.) | S (At write) | New | QnU <br> LCPU |
| SM685 | Standard ROM write error | OFF: Write not executed/normal <br> ON: Write error | This relay turns on if a write error is detected during writing to the standard ROM (flash ROM). This relay turns off when a write command is given. | S (At write) | New | QnU <br> LCPU |
| SM686 | Standard ROM writing flag | OFF: Overwrite not executed <br> ON: During overwriting | This relay is on during writing to the standard ROM (flash ROM) and turns off when the writing is completed. | S (At write) | New | QnU <br> LCPU |
| SM687 | Standard ROM overwrite count error flag | OFF: Overwrite count is less than 100,000 <br> ON : Overwrite count is 100,000 or more | This relay turns on when overwrite count of the standard ROM (flash ROM) reaches to 100,000. (It is necessary to change CPU module.) | S (At write) | New | QnU <br> LCPU |
| SM691 | Backup start preparation status flag | OFF: Backup start preparation not completed <br> ON: Backup start preparation completed | Turns on when the backup preparation is completed. | S (Status change) | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SM692 | Restoration complete flag | OFF: Restoration not completed <br> ON: Restoration completed | This relay turns on when backup data in a memory card has been restored. |  |  |  |

Tab. A-47: $\quad$ Special relays (6): Drive information
${ }^{\mathbf{1}}$ The modules whose serial number (first five digits) is "10102" or higher are the relevant models. (Except the Q00UJCPU, Q00UCPU, and Q01UCPU)
2 The Universal model QCPU except the QOOUJCPU.
${ }^{3}$ The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.

## A.6.7 Instruction related special relays

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM700 | Carry flag | OFF: Carry OFF <br> ON: Carry ON | Carry flag used in application instruction. | S <br> (Instruction execution) | M9012 | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM701 | Number of output characters selection | OFF: Outputs until NUL <br> ON: 16 characters output | Used for the PR, PRC, BINDA, DBINDA, BINHA, DBINHA, BCDDA, DBCDDA, or COMRD instruction | U | M9049 | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SM702 | Search method | OFF: Search next <br> ON: 2-part search | Designates method to be used by search instruction. <br> Data must be arranged for 2-part search. | U | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM703 | Sort order | OFF: Ascending order <br> ON: Descending order | The sort instruction is used to designate whether data should be sorted in ascending order or in descending order. | U | New |  |
| SM704 | Block comparison | OFF: Non-match found ON: All match | Goes ON when all data conditions have been met for the BKCMP instruction. | S (Instruction execution) | New |  |
|  |  |  | This relay turns on when all data conditions are met for the DBKCMP instruction. |  |  | $\begin{aligned} & \mathrm{QnU}^{2)} \\ & \text { LCPU } \end{aligned}$ |
| SM709 | DT/TM instruction improper data detection flag | OFF: Improper data not detected <br> ON: Improper data detected | This relay turns on when the data to be compared by the DT or TM instruction cannot be recognized as date or time data, when the device (three words) to be compared is exceeding the specified device range. | S (Instruction execution)/U | New | $\begin{aligned} & \text { QnU }{ }^{2)} \\ & \text { LCPU } \end{aligned}$ |
| SM710 | CHK instruction priority ranking flag | OFF: Conditions priority ON: Pattern priority | Remains as originally set when OFF. CHK priorities updated when ON. | S <br> (Instruction execution) | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SM715 | El flag | OFF: During DI ON: During EI | ON when El instruction is being executed. | S (Instruction execution) | New | $\begin{aligned} & \hline \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM716 | Block comparison (Except an interrupt program) | OFF: Mismatch found <br> ON: No mismatch | This relay turns on when all data conditions are met for the DBKCMP instruction. (Initial execution type program and scan execution type program or standby type program executed from initial execution type program or scan execution type program) |  |  | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| SM717 | Block comparison (Interrupt program) | OFF: Mismatch found <br> ON: No mismatch | This relay turns on when all data conditions are met for the DBKCMP instruction. <br> (Interrupt program, fixed scan execution type program, or standby type program executed from interrupt program or fixed scan execution type program) |  |  |  |
| SM718 | Block comparison (Interrupt program (145)) | OFF: Mismatch found ON: No mismatch | This relay turns on when all data conditions are met for the DBKCMP instruction. <br> (Interrupt program (145) or standby type program that was executed from interrupt program (145)) |  |  | QnU ${ }^{\text {3) }}$ |
| SM720 | Comment read completion flag | OFF: Comment read not completed <br> ON: Comment read completed | SM720 is set for one scan after the execution of the COMRD or PRC instruction | S (Status change) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
|  |  |  | This relay turns on only during first scan after the processing of the COMRD instruction is completed. |  |  | QnPRH <br> QnU <br> LCPU |

Tab. A-48: $\quad$ Special relays (7): Instruction related special relays

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM721 | File being accessed | OFF: File is not accessed <br> ON: File is accessed | This flag is 0 N while a file is being accessed by the SP.FWRITE, SP.FREAD, COMRD, PRC, or LEDC instruction | S(Status change) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
|  |  |  | This relay is on while a file is being accessed by the SP. FWRITE, SP. FREAD, COMRD, or LEDC instruction. |  |  | Qn(H) <br> QnPH <br> QnPRH |
|  |  |  | This relay is on while a file is being accessed by the SP. FWRITE, SP. FREAD, COMRD, or SP.DEVST instruction. |  |  | QnU |
|  |  |  | - This relay is on while a file is being accessed by the SP. FWRITE, SP. FREAD, COMRD, or SP.DEVST instruction. <br> - This relay is on while a SD memory card or the standard ROM is being accessed. |  |  | LCPU |
|  |  |  | This relay is on while an ATA card or the standard ROM is being accessed. |  |  | QnU 4) |
|  |  |  | This relay is on while the $S(P)$.SFCSCOMR or the $S(P)$.SFCTCOMR instruction is executed. |  |  | QnU 11) |
| SM722 | BIN/DBIN instruction error disabling flag | OFF: Error enabled <br> ON: Error disabled | When this flag is set, an "OPERATION ERROR" is suppressed for both the BIN and the DBIN instruction. | U | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SM734 | XCALL instruction execution condition designation | OFF: Not executed by execution condition risen <br> ON: Executed by execution condition risen | - During OFF, XCALL instructions will not be executed even if execution condition is risen. <br> - During ON, XCALL instructions will be executed when execution condition is risen. | U | New | Qn(H) ${ }^{4}$ |
| SM735 | SFC comment readout instruction in execution flag | OFF: SFC comment readout instruction is inactivated. <br> ON: SFC comment readout instruction is activating. | This relay turns on while a SFC step comment readout instruction (S(P).SFCSCOMR) or SFC transmission condition comment readout instruction (S(P). SFCTCOMR) is being executed. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | $\operatorname{Qn}(\mathrm{H})^{5)}$ <br> QnPH ${ }^{6)}$ <br> QnPRH ${ }^{6)}$ <br> QnU 11) |
| SM738 | MSG instruction reception flag | OFF: Instruction not executed <br> ON: Instruction execution | Goes ON when MSG instruction is executed. | S (Instruction execution) | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPRH } \end{gathered}$ |
| SM740 | Display unit availability flag | OFF: Not usable ON: Usable | This relay is on while the display unit can be used. | S (Initial/Status change) | New | LCPU |
| SM750 | Scaling instruction search method setting | OFF: Search next ON: 2-part search | Determines a search method when the scaling instruction is executed. | U | New | $\begin{aligned} & \mathrm{QnU}^{2)} \\ & \mathrm{LCPU} \end{aligned}$ |
| SM774 | PID bumpless processing | OFF: Forces match <br> ON: Does not force match | In manual mode, designates whether or not to force the SV value to match the PV value. | U | New | $\begin{array}{\|c\|} \hline \text { Q00J/QOOO } \\ / \text { Q01 }{ }^{1)} \\ \text { Qn(H) } \\ \text { QnPRH } \\ \text { QnU } \\ \text { LCPU } \end{array}$ |
|  |  | OFF: Performs link refresh <br> ON: No link refresh performed | Select whether or not to perform link refresh processing in cases where only general data processing will be conducted during the execution of the COM instruction. |  |  | $\begin{array}{\|c\|} \hline \text { Q00J/Q00 } \\ / \mathrm{Q01} \\ \mathrm{Qn}(\mathrm{H}) \\ \mathrm{QnPH} \end{array}$ |
| SM775 | Selection of link refresh processing during COM/CCOM instruction execution | OFF: Performs refresh processes other than an I/O refresh <br> ON: Performs refresh set by SD778 | Select whether to perform refresh processes other than an I/O refresh set by SD778 when the COM or CCOM instruction is executed. | U | New | Q00J/Q00 /Q01 ${ }^{1)}$ <br> Qn(H) ${ }^{7)}$ <br> QnPH ${ }^{4)}$ <br> QnPRH <br> QnU <br> LCPU |

Tab. A-48: $\quad$ Special relays (7): Instruction related special relays

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM776 | Enable local device at CALL | OFF: Local device disabled <br> ON: Local device enabled | This flag specifies whether to enable or disable the local device in the program called at the CALL instruction. | U | New | Qn(H) <br> QnPH |
| SM777 | Enable local device in interrupt program | OFF: Local device disabled <br> ON: Local device enabled | This flag specifies whether to enable or disable the local device at the execution of an interrupt program. | U | New | QnU 10) LCPU |
| SM794 | PID bumpless processing(for incomplete derivative) | OFF: Matched <br> ON: Not matched | Specifies whether to match the set value (SV) with the process value (PV) or not in the manual mode. | S <br> (When instruction/END processing executed) | New | $\begin{gathered} \text { QooJ/Q00 } \\ / \text { Q01 } \\ \text { Qn(H) }{ }^{8)} \\ \text { QnPRH } \\ \text { QnU } \\ \text { LCPU } \end{gathered}$ |
| SM796 | Block information using multiple CPU high-speed transmission dedicated instruction (for CPU No.1) | OFF: Block is secured <br> ON: Block set by SD796 cannot be secured | This relay turns on when the number of the remaining blocks in the dedicated instruction transmission area used for the multiple CPU highspeed transmission dedicated instruction (target $\mathrm{CPU}=\mathrm{CPU} \mathrm{No.1}$ ) is less than the number of blocks specified in SD796. This relay is on when an instruction is executed, and is off while an END processing is being executed or when free space is available in the area. | S <br> (When instruction/END processing executed) | New | QnU ${ }^{\text {9) }}$ |
| SM797 | Block information using multiple CPU high-speed transmission dedicated instruction (for CPU No.2) | OFF: Block is secured <br> ON: Block set by SD797 cannot be secured | This relay turns on when the number of the remaining blocks in the dedicated instruction transmission area used for the multiple CPU highspeed transmission dedicated instruction (target $\mathrm{CPU}=\mathrm{CPU}$ No.2) is less than the number of blocks specified in SD797. This relay is on when an instruction is executed, and is off while an END processing is being executed or when free space is available in the area. | S <br> (When <br> instruction/END processing executed) | New | QnU ${ }^{\text {9) }}$ |
| SM798 | Block information using multiple CPU high-speed transmission dedicated instruction (for CPU No.3) | OFF: Block is secured <br> ON: Block set by SD798 cannot be secured | This relay turns on when the number of the remaining blocks in the dedicated instruction transmission area used for the multiple CPU highspeed transmission dedicated instruction (target $\mathrm{CPU}=\mathrm{CPU}$ No.3) is less than the number of blocks specified in SD798. This relay is on when an instruction is executed, and is off while an END processing is being executed or when free space is available in the area. | S <br> (When instruction/END processing executed) | New | QnU ${ }^{\text {9) }}$ |
| SM799 | Block information using multiple CPU high-speed transmission dedicated instruction (for CPU No.4) | OFF: Block is secured <br> ON: Block set by SD799 cannot be secured | This relay turns on when the number of the remaining blocks in the dedicated instruction transmission area used for the multiple CPU highspeed transmission dedicated instruction (target $\mathrm{CPU}=\mathrm{CPU}$ No.) is less than the number of blocks specified in SD799. This relay is on when an instruction is executed, and is off while an END processing is being executed or when free space is available in the area. | ```S (When instruction/END processing executed)``` | New | QnU ${ }^{\text {9) }}$ |

Tab. A-48: $\quad$ Special relays (7): Instruction related special relays
${ }^{1}$ This applies to the CPU module of function version B or later.
${ }^{2}$ The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or higher.
- QOOUJCPU, QOOUCPU, Q01UCPU

3 The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or higher.
- Q00UCPU, Q01UCPU

4 The module whose first 5 digits of serial №. is "07032" or higher.
5 The module whose first 5 digits of serial №. is "06082" or higher.
6 The module whose first 5 digits of serial №. is " 07012 " or higher.
7 The module whose first 5 digits of serial №. is " 04012 " or higher.
8 The module whose first 5 digits of serial №. is "05032" or higher.
9 The Universal model QCPU except the Q00UJCPU, QOOUCPU, Q01UCPU, and Q02UCPU.
${ }^{10}$ The Universal model QCPU except the QOOUJCPU.
${ }^{11}$ This applies when the first five digits of the serial number is "12052" or higher.

## A.6.8 Debugging

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM800 | Trace preparation | OFF: Not prepared ON: Ready | Goes ON when the trace preparation is completed. | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{1)}$ <br> LCPU |
| SM801 | Trace start | OFF: Suspend ON: Start | Trace is started when this goes ON . Suspended when OFF (Related special M all OFF). | U | M9047 | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{1)}$ <br> LCPU |
| SM802 | Trace execution in progress | OFF: Suspend ON: Start | Goes ON during execution of trace. | S <br> (Status change) | M9046 | Qn(H) <br> QnPH <br> QnPRH <br> QnU 1) <br> LCPU |
| SM803 | Trace trigger | OFF $\rightarrow$ ON: Start | - This relay turns on when the specified trigger condition is met. <br> - This relay is turned on to meet the trigger condition. | $\begin{gathered} \text { S } \\ \text { (Status change)/U } \end{gathered}$ | M9044 | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{1)}$ <br> LCPU |
| SM804 | After Trace trigger | OFF: Not after trigger ON: After trigger | Goes ON after trace trigger is triggered. | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU 1) <br> LCPU |
| SM805 | Trace completed | OFF: Not completed <br> ON: End | Goes ON at completion of trace. | S (Status change) | M9043 | Qn(H) <br> QnPH <br> QnPRH <br> QnU 1) <br> LCPU |
| SM826 | Trace error | OFF: Normal <br> ON: Error | Goes ON if error occurs during execution of trace/sampling trace. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU 1) <br> LCPU |
| SM829 | Forced registration specification of trace setting | OFF: Forced registration disabled <br> ON: Forced registration enabled | When this relay is turned on and a sampling trace setting is registered using a programming tool, the sampling trace setting can be registered with the CPU module even when the trigger condition has been met. | U | New | $\begin{aligned} & \text { QnU }{ }^{1)} \\ & \text { LCPU } \end{aligned}$ |
| SM841 | Auto logging | OFF: No auto logging ON: Auto logging | This relay is on while auto logging is being executed. This relay turns off when auto logging is completed and the SD memory card lock switch is slid toward the module top to stop access to the SD memory card. | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ |  | LCPU |

Tab. A-49: $\quad$ Special relays (8): Debugging
${ }^{1}$ The Universal model QCPU except the QOOUJCPU.

## A.6.9 Conversion from A series to System Q or L series

For a conversion from the MELSEC A series to the MELSEC System Q or L series the special relays M9000 through M9255 (A series) correspond to the special relays SM1000 through SM1255 for QCPU or LCPU after the A to Q/L conversion. (Note that the Basic model QCPU and Redundant CPU do not support the A to Q/L conversion.)

These special relays are all set by the system and cannot be changed by a user-program. Users intending to set or reset these relays should alter their programs so that only real QCPU or LCPU special relays are applied. An exception are the special relays M9084 and M9200 through M9255. If a user can set or reset some of these special relays before conversion, the user can also set and reset the corresponding relays among SM1084 and SM1200 through SM1255 after the conversion.
Refer to the manuals of the CPUs and the networks MELSECNET and MELSECNET/B for detailed information on the special relays of the A series.

NOTE To use the converted special relay in the High Performance model QCPU, Process CPU, Universal model QCPU, or LCPU, check "Use special relay/special register from SM/SD1000" under "A-PLC Compatibility Setting".
Project window $\Rightarrow$ [Parameter $] \Rightarrow[P L C$ Parameter $] \Rightarrow[P L C$ System $]$
Note that the processing time will increase when the converted special relay is used.
How to read the Special Relay for Modification column:

- If the special relay number for QCPU or LCPU is provided, correct the program using it.
- If no special relay is specified $(-)$, the converted special relay can be used.
- If the special relay cannot be used in QCPU or LCPU, this is indicated as "No function for QCPU/LCPU".

| ACPU Special Relay | Special <br> Relay after <br> Conversion | Special <br> Relay for Modification | Name | Meaning | Details | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9000 | SM1000 | - | Fuse blown | OFF: Normal <br> ON: Fuse blown module with blown fuse present | - Turns on if there is at least one output module whose fuse has blown. <br> - This relay remains on even after the condition returns to normal. <br> - Output modules on remote I/O stations are also checked for blown fuse. | $\begin{aligned} & \operatorname{Qn}(H) \\ & \operatorname{QnPH} \\ & \operatorname{QnU} U^{1)} \end{aligned}$ |
| M9002 | SM1002 | - | I/O module verification error | OFF: Normal <br> ON: Error | - This relay turns on if the status of the I/O module differs from that registered at power-on. <br> - This relay remains on even after the system returns to normal. <br> - I/O modules on remote I/O stations are also checked. <br> - This relay is reset only when SD1116 to SD1123 are reset. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |

Tab. A-50: $\quad$ Special relays (9): Conversion from A series to System $Q$ or $L$ series

| ACPU Special Relay | Special Relay after Conversion | Special <br> Relay for Modification | Name | Meaning | Details | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9005 | SM1005 | - | AC DOWN detection | OFF: AC DOWN not detected ON: AC DOWN detected | - This relay turns on if a momentary power failure within 20 ms occurs during use of an AC power supply module. <br> - This relay is reset when the CPU module is powered off and then on. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ |
|  |  |  |  |  | - This relay turns on if a momentary power failure within 10 ms occurs when using an AC power supply module. <br> - This relay is reset when the CPU module is powered off and then on. | LCPU |
|  |  |  |  |  | - This relay turns on if a momentary power failure within 10 ms occurs during use of a DC power supply module. <br> - This relay is reset when the CPU module is powered off and then on. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| M9006 | SM1006 | - | Battery low | OFF: Normal ON: Battery low | - This relay turns on when the battery voltage drops to or below the specified. <br> - It turns off when the battery voltage returns to normal. | Qn(H) <br> QnPH <br> QnU 1) <br> LCPU |
| M9007 | SM1007 | - | Battery low (latched) | OFF: Normal ON: Battery low | - This relay turns on when the battery voltage drops to or below the specified. <br> - This relay remains on even after the battery voltage returns to normal. |  |
| M9008 | SM1008 | SM1 | Self-diagnostic error | OFF: No error ON: Error | This relay turns on if an error is detected by selfdiagnostics. |  |
| M9009 | SM1009 | SM62 | Annunciator detection | OFF: No F number detected ON: F number detected | - This relay turns on when the OUT F or SET F instruction is executed. <br> - It turns off when the SD1124 value is cleared to zero. |  |
| M9011 | SM1011 | SM56 | Operation error flag | OFF: No error ON: Error | - This relay turns on when an operation error occurs during execution of an application instruction. <br> - This relay remains on even after the system returns to normal. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ |
| M9012 | SM1012 | SM700 | Carry Flag | OFF: Carry OFF <br> ON: Carry ON | Carry flag used in application instruction. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9016 | SM1016 | No function for QCPU/LCPU | Data memory clear flag | OFF: Ignored <br> ON: Output cleared | When SM1016 turns on and remote RUN mode is activated from a computer, all the data memory including the latch range (except for the special relay and special register) is cleared. | Qn(H) <br> QnPH |
| M9017 | SM1017 | No function for QCPU/LCPU | Data memory clear flag | OFF: Ignored <br> ON: Output cleared | When SM1017 turns on and remote RUN mode is activated from a computer, all the data memory that is not latched (except for the special relay and special register) is cleared. | Qn(H) <br> QnPH |

Tab. A-50: $\quad$ Special relays (9): Conversion from A series to System $Q$ or L series


Tab. A-50: $\quad$ Special relays (9): Conversion from A series to System $Q$ or $L$ series

| ACPU <br> Special <br> Relay | Special <br> Relay after <br> Conversion | Special Relay for Modification | Name | Meaning | Details | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9036 | SM1036 | - | Always ON |  | - This relay is used for initialization or as a dummy contact of application instructions in the program. <br> - SM1036 and SM1037 are turned on or off regardless of the key switch setting on the front face of the CPU module. The states of SM1038 and SM1039 change depending on the key switch setting. When it is set to STOP, the relay is off.When it is set to other than STOP, SM1038 is on for one scan only and SM1039 is off for one scan only. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| M9037 | SM1037 | - | Always OFF | ON OFF |  |  |
| M9038 | SM1038 | - | ON for 1 scan only after RUN | $\begin{array}{ll} \hline \text { ON } & \\ \text { OFF } & 1 \text { scan } \\ \longleftrightarrow \end{array}$ |  |  |
| M9039 | SM1039 | - | RUN flag (After RUN, OFF for 1 scan only) |  |  |  |
| M9040 | SM1040 | SM206 | PAUSE enable coil | OFF: PAUSE disabled ON: PAUSE enabled | This relay is on when the CPU module is in PAUSE status or when the PAUSE contact is on. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9041 | SM1041 | SM204 | PAUSE status contact | OFF: PAUSE not in effect ON: PAUSE in effect |  | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| M9042 | SM1042 | SM203 | STOP status contact | OFF: STOP not in effect ON: STOP in effect | This relay turns on when the RUN key switch or RUN/STOP switch is set to STOP. |  |
| M9043 | SM1043 | SM805 | Sampling trace completed | OFF: Sampling trace in progress <br> ON: Sampling trace completed | This relay turns on after execution of the TRACE instruction and upon completion of sampling trace performed the number of times preset by the parameter. Reset when TRACER instruction is executed. |  |
| M9045 | SM1045 | No function for QCPU/LCPU | Watchdog timer (WDT) reset | OFF: Does not reset WDT <br> ON: Resets WDT | If SM1045 is turned on, the watchdog timer is reset when the ZCOM instruction and batch processing of data communication requests are executed. (Use this when scan time exceeds 200 ms .) | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9046 | SM1046 | SM802 | Sampling trace | OFF: Trace not in progress <br> ON: Trace in progress | This relay is on during execution of sampling trace. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| M9047 | SM1047 | SM801 | Sampling trace preparations | OFF: Sampling Trace suspended <br> ON: Sampling Trace started | Sampling trace is not executed unless SM1047 is turned ON. Sampling trace is cancelled when SM1047 turns off. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9049 | SM1049 | SM701 | Selection of number of characters output | OFF: Output until NUL <br> ON: 16 characters output | - When SM1049 is off, characters up to NULL ( 00 H ) code are output. <br> - When SM1049 is ON, ASCII codes of 16 characters are output. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9051 | SM1051 | No function for QCPU/LCPU | CHG instruction execution disable | OFF: Enabled <br> ON: Disable | - Switched ON to disable the CHG instruction. <br> - Turn this on when requesting program transfer. It is automatically turned off upon completion of the transfer. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9052 | SM1052 | No function for QCPU/LCPU | SEG instruction switch | OFF: 7 segment display ON: I/O partial refresh | When SM1052 is on, the SEG instruction is used as an I/O part refresh instruction. When SM1052 is off, the SEG instruction is used as a 7-SEG display instruction. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |

Tab. A-50: $\quad$ Special relays (9): Conversion from $A$ series to System $Q$ or $L$ series

| ACPU <br> Special <br> Relay | Special <br> Relay after <br> Conversion | Special <br> Relay for <br> Modification | Name | Meaning | Details |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| M9056 | SM1056 |  |  |  |  |

Tab. A-50: $\quad$ Special relays (9): Conversion from A series to System $Q$ or $L$ series

| ACPU <br> Special Relay | Special Relay after Conversion | Special <br> Relay for Modification | Name | Meaning | Details | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9100 | SM1100 | SM320 | Presence/absence of SFC program | OFF: SFC programs not used <br> ON: SFC programs used | This relay is on when an SFC program has been registered, and is off when no program is registered. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9101 | SM1101 | SM321 | Start/stop SFC program | OFF: SFC programs stop <br> ON: SFC programs start | - The same value as in SM1100 is set as the initial value. (This relay turns on when an SFC program is registered.) <br> - This relay is turned off to stop SFC program execution. <br> - This relay is turned on to resume the SFC program execution. |  |
| M9102 | SM1102 | SM322 | SFC program start state | OFF: Initial Start <br> ON: Continue | In the SFC setting of the PLC parameter dialog box, Initial start is set for the SFC program start mode. <br> - At initial start: OFF <br> - At continue start: ON |  |
| M9103 | SM1103 | SM323 | Presence/absence of continuous transition | OFF: Continuous transition not effective <br> ON: Continuous transition effective | Set whether to enable or disable continuous transition for the blocks where "continuous transition bit" of the SFC information device is not set. |  |
| M9104 | SM1104 | SM324 | Continuous transition suspension flag | OFF: When transition is completed <br> ON: When no transition | - This relay is off during operation in the continuous transition mode or during continuous transition, and is on while continuous transition is not performed. <br> - This relay is always on while the CPU module is operating not in the continuous transition mode. |  |
| M9108 | SM1108 | SM90 | Step transition watchdog timer start (equivalent of SD90) | OFF: Watchdog timer reset <br> ON: Watchdog timer reset start | The relay turns on when measurement by the step transition monitoring timer is started. The step transition monitoring timer is reset when the relay turns off. |  |
| M9109 | SM1109 | SM91 | Step transition watchdog timer start (equivalent of SD91) |  |  |  |
| M9110 | SM1110 | SM92 | Step transition watchdog timer start (equivalent of SD92) |  |  |  |
| M9111 | SM1111 | SM93 | Step transition watchdog timer start (equivalent of SD93) |  |  |  |
| M9112 | SM1112 | SM94 | Step transition watchdog timer start (equivalent of SD94) |  |  |  |
| M9113 | SM1113 | SM95 | Step transition watchdog timer start (equivalent of SD95) |  |  |  |
| M9114 | SM1114 | SM96 | Step transition watchdog timer start (equivalent of SD96) |  |  |  |

Tab. A-50: $\quad$ Special relays (9): Conversion from A series to System $Q$ or L series

| ACPU <br> Special <br> Relay | Special Relay after Conversion | Special Relay for Modification | Name | Meaning |  |  | Details | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9196 | SM1196 | SM325 | Operation output at block stop | OFF: Coil <br> ON: Coil | output output |  | - Selects the operation output when block stop is executed. <br> - On: Retains the on or off status of the coil used in the operation output of the step, which was being executed at the time of block stop. <br> - Off:Turns off all the coil outputs. (Operation output by the SET instruction is retained regardless of the on/off status of SM1196.) |  |
| M9197 | SM1197 | No function for QCPU/LCPU |  | Display is on combi ON/OFF s ON/OFF s | change nation of tate and tate. | depending M9197 M9198 |  |  |
|  |  |  | Switch between blown fuse and I/O verification | SM1197 | SM1198 | 1/0 numbers to be displayed | blown module registers (SD1100 to SD1107) and I/O module verify error | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9198 | SM1198 | No function for | error display | OFF | OFF | $\begin{aligned} & \text { XYO } \\ & \text { to } 7 F 0 \end{aligned}$ |  |  |
|  |  |  |  | ON | OFF | $\begin{aligned} & \text { XY800 } \\ & \text { to FFO } \end{aligned}$ | SM1198. |  |
|  |  |  |  | OFF | ON | $\begin{aligned} & \mathrm{XYY1000} \\ & \text { to } 17 \mathrm{FO} \end{aligned}$ |  |  |
|  |  |  |  | ON |  | $\begin{aligned} & \text { XY1800 } \\ & \text { to } 1 \text { FFO } \end{aligned}$ |  |  |
| M9199 | SM1199 | No function for QCPU/LCPU | Online recovery of sampling trace status latch data | OFF: Does reco ON: Per | s not pe very orms da | form data <br> a recovery | - Recovers the setting data stored in the CPU module at restart when sampling trace/status latch is executed. <br> - Turn this on to re-execute the sampling trace or status latch. (Rewriting data using the programming tool is not required.) |  |

Tab. A-50: $\quad$ Special relays (9): Conversion from A series to System $Q$ or $L$ series
1 The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or higher.
- QOOUJCPU, QOOUCPU, Q01UCPU
${ }^{2} 1$ minute clock indicates the name of the special relay (M9034) of the ACPU.
${ }^{3}$ The A8UPU/A8PUJ is not available for the QCPU/LCPU.


## A.6.10 Built-in Ethernet port and built-in Ethernet function

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1270 | Time setting function (SNTP client) execution | OFF: No time setting function (SNTP client) execution <br> ON: Time setting function (SNTP client) execution | This relay is turned on to perform the time setting function (SNTP client). (Turns on only when "Use" has been set for the time setting function in the time setting parameter.) | U |  | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SM1273 | Remote password mismatch count clear | OFF: Normal <br> ON: Clear | This relay is turned on to clear the accumulated number of mismatched remote password entries (SD979 to SD999). |  |  |  |
| SM1292 | IP address storage area write request | OFF: Ignored <br> ON: Write request | The IP address setting stored in SD1292 to SD1297 are written to the IP address storage area (flash ROM) of the CPU module when the END instruction is executed in the scan where this relay is turned on. |  |  | QnU ${ }^{\text {2) }}$ |
| SM1293 | IP address storage area write completion | OFF: Not completed <br> ON: Completed | - This relay turns on when writing to the IP address storage area (flash ROM) is completed. <br> - This relay turns off when the END instruction is executed in the scan where SM1292 is turned off. |  | New |  |
| SM1294 | IP address storage area write error | OFF: Normal ON: Error | - This relay turns on when writing to the IP address storage area (flash ROM) fails. <br> - This relay turns off when the END instruction is executed in the scan where SM1292 is turned off. |  |  |  |
| SM1295 | IP address storage area clear request | OFF: Ignored <br> ON: Clear request | The IP address storage area (flash ROM) is cleared when the END instruction is executed in the scan where this relay is turned on. | U |  |  |
| SM1296 | IP address storage area clear completion | OFF: Not completed <br> ON: Completed | - This relay turns on when clearing the IP address storage area (flash ROM) is completed. <br> - This relay turns off when the END instruction is executed in the scan where SM1295 is turned off. | S (Status change) |  |  |
| SM1297 | IP address storage area clear error | OFF: Normal <br> ON: Error | - This relay turns on when clearing the IP address storage area (flash ROM) fails. <br> - This relay turns off when the END instruction is executed in the scan where SM1295 is turned off. |  |  |  |

Tab. A-51: Special relays (10): Built-in Ethernet port and built-in Ethernet function
${ }^{1}$ This applies to the Built-in Ethernet port QCPU.
2 This applies to the built-in Ethernet port QCPU whose first five digits of serial №. is "11082" or higher.

## A.6.11 Process control instruction

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1500 | Hold mode | OFF: No-hold <br> ON: Hold | Specifies whether or not to hold the output value when a range over occurs for the S.IN instruction range check. | U | New | $\begin{aligned} & \text { QnPH } \\ & \text { QnPR } \end{aligned}$ |
| SM1501 |  |  | Specifies whether or not the output value is held when a range over occurs for the S.OUT instruction range check. |  |  |  |

Tab. A-52: Special relays (11): Process control instruction

## A.6.12 Redundant system (host system CPU information)

The special relays SM1510 to SM1599 store information of the host CPU module.
These special relays are valid only for redundant systems. SM1510 to SM1599 are set to off for stand-alone systems.


Tab. A-53: $\quad$ Special relays (12): Redundant system (host system CPU information)

| Number | Name | Meaning | Description |  |  | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1518 | Standby system to control system switching status flag | $\begin{aligned} & \mathrm{ON} \longrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longleftrightarrow \end{aligned}$ | - This relay turns on during one scan after the standby system was switched to the control system. <br> - This relay can be used only in a scan execution type program. |  |  | S <br> (Every END processing) | New | QnPRH |
| SM1519 | Previous Control System Identification Flag | $\begin{aligned} & \mathrm{ON} \longrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longleftrightarrow{ }^{2} \longleftrightarrow \end{aligned}$ | When the previous control system is System B, this relay turns on during one scan in System A, following the RUN state after both Systems A and B were simultaneously turned on or were reset. |  |  |  | New | QnPRH |
| SM1520 | Data tracking transfer trigger specification | OFF: No trigger ON: Trigger | SM1520 | Block 1 | - When data is transferred based on the tracking setting of the Redundant parameter dialog box, the target block is specified as trigger. <br> - When "Do auto forward Tracking block No.1" is selected for the tracking setting, SM1520 is turned on by the system at power-on or when the system is switched from STOP to RUN.In other cases, SM1520 to SM1583 are turned on by the user. | $\underset{(\text { initial }) / U}{S}$ | New | QnPRH |
| SM1521 |  |  | SM1521 | Block 2 |  |  |  |  |
| SM1522 |  |  | SM1522 | Block 3 |  |  |  |  |
| SM1523 |  |  | SM1523 | Block 4 |  |  |  |  |
| SM1524 |  |  | SM1524 | Block 5 |  |  |  |  |
| SM1525 |  |  | SM1525 | Block 6 |  |  |  |  |
| SM1526 |  |  | SM1526 | Block 7 |  |  |  |  |
| SM1527 |  |  | SM1527 | Block 8 |  |  |  |  |
| SM1528 |  |  | SM1528 | Block 9 |  |  |  |  |
| SM1529 |  |  | SM1529 | Block 10 |  |  |  |  |
| SM1530 |  |  | SM1530 | Block 11 |  |  |  |  |
| SM1531 |  |  | SM1531 | Block 12 |  |  |  |  |
| SM1532 |  |  | SM1532 | Block 13 |  |  |  |  |
| SM1533 |  |  | SM1533 | Block 14 |  |  |  |  |
| SM1534 |  |  | SM1534 | Block 15 |  |  |  |  |
| SM1535 |  |  | SM1535 | Block 16 |  |  |  |  |
| SM1536 |  |  | SM1536 | Block 17 |  |  |  |  |
| SM1537 |  |  | SM1537 | Block 18 |  |  |  |  |
| SM1538 |  |  | SM1538 | Block 19 |  |  |  |  |
| SM1539 |  |  | SM1539 | Block 20 |  |  |  |  |
| SM1540 |  |  | SM1540 | Block 21 |  |  |  |  |
| SM1541 |  |  | SM1541 | Block 22 |  |  |  |  |
| SM1542 |  |  | SM1542 | Block 23 |  |  |  |  |
| SM1543 |  |  | SM1543 | Block 24 |  |  |  |  |
| SM1544 |  |  | SM1544 | Block 25 |  |  |  |  |
| SM1545 |  |  | SM1545 | Block 26 |  |  |  |  |
| SM1546 |  |  | SM1546 | Block 27 |  |  |  |  |
| SM1547 |  |  | SM1547 | Block 28 |  |  |  |  |
| SM1548 |  |  | SM1548 | Block 29 |  |  |  |  |
| SM1549 |  |  | SM1549 | Block 30 |  |  |  |  |
| SM1550 |  |  | SM1550 | Block 31 |  |  |  |  |
| SM1551 |  |  | SM1551 | Block 32 |  |  |  |  |

Tab. A-53: Special relays (12): Redundant system (host system CPU information)

| Number | Name | Meaning | Descripti |  |  | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1552 | Data tracking transfer trigger specification | OFF: No trigger <br> ON: Trigger | SM1552 | Block 33 | - When data is transferred based on the tracking setting of the Redundant parameter dialog box, the target block is specified as trigger. <br> - When "Do auto forward Tracking block No.1" is selected for the tracking setting, SM1520 is turned on by the system at power-on or when the system is switched from STOP to RUN.In other cases, SM1520 to SM1583 are turned on by the user. | $\underset{(\text { initial }) / U}{S}$ | New | QnPRH |
| SM1553 |  |  | SM1553 | Block 34 |  |  |  |  |
| SM1554 |  |  | SM1554 | Block 35 |  |  |  |  |
| SM1555 |  |  | SM1555 | Block 36 |  |  |  |  |
| SM1556 |  |  | SM1556 | Block 37 |  |  |  |  |
| SM1557 |  |  | SM1557 | Block 38 |  |  |  |  |
| SM1558 |  |  | SM1558 | Block 39 |  |  |  |  |
| SM1559 |  |  | SM1559 | Block 40 |  |  |  |  |
| SM1560 |  |  | SM1560 | Block 41 |  |  |  |  |
| SM1561 |  |  | SM1561 | Block 42 |  |  |  |  |
| SM1562 |  |  | SM1562 | Block 43 |  |  |  |  |
| SM1563 |  |  | SM1563 | Block 44 |  |  |  |  |
| SM1564 |  |  | SM1564 | Block 45 |  |  |  |  |
| SM1565 |  |  | SM1565 | Block 46 |  |  |  |  |
| SM1566 |  |  | SM1566 | Block 47 |  |  |  |  |
| SM1567 |  |  | SM1567 | Block 48 |  |  |  |  |
| SM1568 |  |  | SM1568 | Block 49 |  |  |  |  |
| SM1569 |  |  | SM1569 | Block 50 |  |  |  |  |
| SM1570 |  |  | SM1570 | Block 51 |  |  |  |  |
| SM1571 |  |  | SM1571 | Block 52 |  |  |  |  |
| SM1572 |  |  | SM1572 | Block 53 |  |  |  |  |
| SM1573 |  |  | SM1573 | Block 54 |  |  |  |  |
| SM1574 |  |  | SM1574 | Block 55 |  |  |  |  |
| SM1575 |  |  | SM1575 | Block 56 |  |  |  |  |
| SM1576 |  |  | SM1576 | Block 57 |  |  |  |  |
| SM1577 |  |  | SM1577 | Block 58 |  |  |  |  |
| SM1578 |  |  | SM1578 | Block 59 |  |  |  |  |
| SM1579 |  |  | SM1579 | Block 60 |  |  |  |  |
| SM1581 |  |  | SM1581 | Block 61 |  |  |  |  |
| SM1582 |  |  | SM1582 | Block 62 |  |  |  |  |
| SM1583 |  |  | SM1583 | Block 63 |  |  |  |  |
| SM1590 | System switching enable/disable flag from network module | OFF: System switching request issuing module absent <br> ON: System switching request issuing module present | Turns on when a system switching request is issued from the network module. The module No. that issued system switching can be checked by SD1590. Turns off when all bits of SD1590 are off. |  |  | S <br> (Every END processing) | New | QnPRH |
| SM1591 | Standby system error detection disable flag at system switching | OFF: Error is detected by new standby system at system switching <br> ON: Error is not detected by new standby system at system switching | This flag is used when switching the system in any of the following sources to determine whether to detect "STANDBY" (error code 6210) in the new standby system: [Reason(s) for system switching] <br> - System switching with a programming tool <br> - System switching using dedicated instruction <br> - System switching by the intelligent function module |  |  | U | New | QnPRH |

Tab. A-53: Special relays (12): Redundant system (host system CPU information)

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1592 | Enable/disable user system switching | OFF: Disable user system switching <br> ON: Enable user system switching | This relay stores whether to enable manual switching using a programming tool or the system switching instruction (SP.CONTSW). | U | New | QnPRH |
| SM1593 | Setting to access extension base unit of standby system CPU | OFF: Error <br> ON: Ignored | This relay sets the behavior of the system after the standby CPU in the separate mode accessed the buffer memory of an intelligent function module mounted on an extension base unit. <br> - OFF: "OPERATION ERROR" (error code: 4112) is returned. <br> - ON: No processing | U | New | QnPRH |
| SM1595 | Memory copy to other system start flag | OFF: No memory copy initiated <br> ON: Start memory copy | When SM1595 is turned ON from OFF, memory copying from the control system to the standby system starts. Note that memory copy does not start even after SM1595 was turned on from off if the $\mathrm{I} / \mathrm{O} \mathrm{No}$. of the copy destination (standby system CPU module: 3D1H) is not stored in SD1595. | U | New | QnPRH |
| SM1596 | Memory copy to other system status flag | OFF: Memory copy not executed <br> ON: Memory copy executed | - This relay is on during memory copy from the control system to the standby system. <br> - This relay turns off when memory copy is complete. | S (Starting to copy/finish) | New | QnPRH |
| SM1597 | Memory copy to other system completion flag | OFF: Memory copy not completed <br> ON: Memory copy completed | This relay turns upon completion of memory copy from the control system to the standby system. | $\begin{gathered} S \\ (\text { finish }) / U \end{gathered}$ | New | QnPRH |
| SM1598 | Copy contents of standard ROM during memory copy | OFF: Copy standard ROM data <br> ON: Standard ROM data is not copied | If set to on by user, the standard ROM data is not copied to the other system while memory copy is executing. | U | New | QnPRH |

Tab. A-53: Special relays (12): Redundant system (host system CPU information)

## A.6.13 Redundant system (other system CPU information)

The special relays SM1600 to SM1649 store diagnostic information and system information of other system CPU.
These special relays are valid only when the redundant system is in backup mode and is invalid in separate mode. SM1600 to SM1649 are set to OFF for stand-alone systems.

| Number | Name | Meaning | Description | Set by (if set) | Correspon ding host system special relay | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1600 | Other system error flag | OFF: No error <br> ON: Error | - This relay turns on if an error is detected by error check for redundant system. (This relay turns on when any of the SD1600 bits turns on.) <br> - This relay turns off when an error is cleared. | S (Every END processing) | - | QnPRH |
| SM1610 | Other system diagnostics error | OFF: No error <br> ON: Error | - This relay turns ON if a diagnostic error occurs in the CPU module in the other system. (Also turns ON when an annunciator turns ON and when an error is detected by the CHK instruction.) <br> - The SMO status for the CPU module in the other system is reflected. |  | SMO | QnPRH |
| SM1611 | Other systems self diagnostics error. | OFF: No self diagnostics error occurred <br> ON: Self diagnostics error occurred | - This relay turns on if a self-diagnostics error occurred in the CPU module in the other system. (Excluding error detections by an annunciator and the CHK instruction.) <br> - The SM1 status for the CPU module in the other system is reflected. |  | SM1 | QnPRH |
| SM1615 | Other system common error information | OFF: No common error information present <br> ON: Common error information present | - This relay turns on when there is error common information data for an error occurred in the CPU module in the other system. <br> - The SM5 status for the CPU module in the other system is reflected. |  | SM5 | QnPRH |
| SM1626 | Error individual information for other systems | OFF: No individual error information present <br> ON: Individual error information present | - This relay turns on when there is error individual information for an error occurred in the CPU module in the other system. <br> - The SM16 status for the CPU module in the other system is reflected. |  | SM16 | QnPRH |
| SM1649 | Standby system cancel error flag | OFF to ON: <br> Cancels error of standby system | This relay is turned on from off to clear a continuation error occurred in the standby system. Use SD1649 to specify the error code of the error to be canceled. | U | - | QnPRH |

Tab. A-54: Special relays (13): Redundant system (other system CPU information)

## A.6.14 Redundant system (tracking information)

The special relays SM1700 to SM1799 are valid when the redundant system is in backup mode or in separate mode. SM1700 to SM1799 are set to OFF for stand-alone systems.

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1700 | Transfer trigger completion flag | OFF: Transfer not completed <br> ON: Transfer completed | This relay remains on for one scan upon completion of a transfer for any of the blocks 1 to 64 . |  | New | QnPRH |
| SM1709 | Manual system switching disable/ enable setting during online program change redundant tracking | OFF: Manual system switching disabled <br> ON: Manual system switching enabled (Disable canceled) | - This relay is turned from off to on to enable the user to switch a system during online program change for redundancy. After the manual system switching disable status is canceled, the system automatically turns off SM1709. <br> - A system can be switched even a online program change for redundancy is being performed and regardless of the status of this relay, if the reason for the switching is any of the following: <br> - Power-off <br> - Reset <br> - Hardware failure <br> - CPU stop error <br> - The system switching disable status can also be canceled by this relay during the following states. <br> - Multiple-block online program change redundant tracking execution status <br> - File batch online program change redundant tracking execution status | $\begin{gathered} S \\ \text { (Request)/ } \\ U \end{gathered}$ | New | QnPRH |
| SM1710 | Transfer tracking data during online program change enable flag | OFF: No device tracking <br> ON: Transfer device memory | - This relay specifies whether to execute a tracking transfer for the following control data during online program change for redundancy. <br> - Device memory (Including SMs and SDs that automatically execute a tracking transfer) <br> - PIDINIT information, S.PIDINIT information, SFC information <br> - SM1710 can be also used to specify whether to enable a tracking transfer while multiple-block online program change redundant tracking and while file batch online program change redundant tracking. <br> - SM1710 is transferred from the control system to the standby system by tracking transfer. | U | New | QnPRH |

Tab. A-55:
Special relays (14): Redundant system (tracking information)

| Number | Name | Meaning | Descripti |  |  | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1712 | Transfer trigger completion flag | OFF: Transfer uncompleted ON: Transfer completed | SM1712 | Block 1 | This relay turns on only during one scan upon completion of a transfer for the relevant block. |  | New | QnPRH |
| SM1713 |  |  | SM1713 | Block 2 |  |  |  |  |
| SM1714 |  |  | SM1714 | Block 3 |  |  |  |  |
| SM1715 |  |  | SM1715 | Block 4 |  |  |  |  |
| SM1716 |  |  | SM1716 | Block 5 |  |  |  |  |
| SM1717 |  |  | SM1717 | Block 6 |  |  |  |  |
| SM1718 |  |  | SM1718 | Block 7 |  |  |  |  |
| SM1719 |  |  | SM1719 | Block 8 |  |  |  |  |
| SM1720 |  |  | SM1720 | Block 9 |  |  |  |  |
| SM1721 |  |  | SM1721 | Block 10 |  |  |  |  |
| SM1722 |  |  | SM1722 | Block 11 |  |  |  |  |
| SM1723 |  |  | SM1723 | Block 12 |  |  |  |  |
| SM1724 |  |  | SM1724 | Block 13 |  |  |  |  |
| SM1725 |  |  | SM1725 | Block 14 |  |  |  |  |
| SM1726 |  |  | SM1726 | Block 15 |  |  |  |  |
| SM1727 |  |  | SM1727 | Block 16 |  |  |  |  |
| SM1728 |  |  | SM1728 | Block 17 |  |  |  |  |
| SM1729 |  |  | SM1729 | Block 18 |  |  |  |  |
| SM1730 |  |  | SM1730 | Block 19 |  |  |  |  |
| SM1731 |  |  | SM1731 | Block 20 |  |  |  |  |
| SM1732 |  |  | SM1732 | Block 21 |  |  |  |  |
| SM1733 |  |  | SM1733 | Block 22 |  |  |  |  |
| SM1734 |  |  | SM1734 | Block 23 |  |  |  |  |
| SM1735 |  |  | SM1735 | Block 24 |  |  |  |  |
| SM1736 |  |  | SM1736 | Block 25 |  |  |  |  |
| SM1737 |  |  | SM1737 | Block 26 |  |  |  |  |
| SM1738 |  |  | SM1738 | Block 27 |  |  |  |  |
| SM1739 |  |  | SM1739 | Block 28 |  |  |  |  |
| SM1740 |  |  | SM1740 | Block 29 |  |  |  |  |
| SM1741 |  |  | SM1741 | Block 30 |  |  |  |  |
| SM1742 |  |  | SM1742 | Block 31 |  |  |  |  |
| SM1743 |  |  | SM1743 | Block 32 |  |  |  |  |
| SM1744 |  |  | SM1744 | Block 33 |  |  |  |  |
| SM1745 |  |  | SM1745 | Block 34 |  |  |  |  |
| SM1746 |  |  | SM1746 | Block 35 |  |  |  |  |
| SM1747 |  |  | SM1747 | Block 36 |  |  |  |  |

Tab. A-55: Special relays (14): Redundant system (tracking information)

| Number | Name | Meaning | Description |  |  | $\begin{array}{\|l} \hline \begin{array}{c} \text { Set by (if } \\ \text { set) } \end{array} \\ \hline \end{array}$ | $\begin{gathered} \text { ACPU } \\ \text { M9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1748 | Transfer trigger completion flag | OFF: Transfer uncompleted ON: Transfer completed | SM1748 | Block 37 | This relay turns on only for one scan upon completion of a transfer for the relevant block. | S <br> (Status change) | New | QnPRH |
| SM1749 |  |  | SM1749 | Block 38 |  |  |  |  |
| SM1750 |  |  | SM1750 | Block 39 |  |  |  |  |
| SM1751 |  |  | SM1751 | Block 40 |  |  |  |  |
| SM1752 |  |  | SM1752 | Block 41 |  |  |  |  |
| SM1753 |  |  | SM1753 | Block 42 |  |  |  |  |
| SM1754 |  |  | SM1754 | Block 43 |  |  |  |  |
| SM1755 |  |  | SM1755 | Block 44 |  |  |  |  |
| SM1756 |  |  | SM1756 | Block 45 |  |  |  |  |
| SM1757 |  |  | SM1757 | Block 46 |  |  |  |  |
| SM1758 |  |  | SM1758 | Block 47 |  |  |  |  |
| SM1759 |  |  | SM1759 | Block 48 |  |  |  |  |
| SM1760 |  |  | SM1760 | Block 49 |  |  |  |  |
| SM1761 |  |  | SM1761 | Block 50 |  |  |  |  |
| SM1762 |  |  | SM1762 | Block 51 |  |  |  |  |
| SM1763 |  |  | SM1763 | Block 52 |  |  |  |  |
| SM1764 |  |  | SM1764 | Block 53 |  |  |  |  |
| SM1765 |  |  | SM1765 | Block 54 |  |  |  |  |
| SM1766 |  |  | SM1766 | Block 55 |  |  |  |  |
| SM1767 |  |  | SM1767 | Block 56 |  |  |  |  |
| SM1768 |  |  | SM1768 | Block 57 |  |  |  |  |
| SM1769 |  |  | SM1769 | Block 58 |  |  |  |  |
| SM1770 |  |  | SM1770 | Block 59 |  |  |  |  |
| SM1771 |  |  | SM1771 | Block 60 |  |  |  |  |
| SM1772 |  |  | SM1772 | Block 61 |  |  |  |  |
| SM1773 |  |  | SM1773 | Block 62 |  |  |  |  |
| SM1774 |  |  | SM1774 | Block 63 |  |  |  |  |
| SM1775 |  |  | SM1775 | Block 64 |  |  |  |  |

Tab. A-55: Special relays (14): Redundant system (tracking information)

## A.6.15 Redundant power supply module information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1780 | Power supply off detection flag | OFF: No redundant power supply module with input power OFF detected <br> ON: Redundant power supply module with input power OFF detected | - Turns ON when one or more redundant power supply modules with input power OFF are detected. <br> - Turns on if any of SD1780 bits is on. <br> - Turns off if all bits of SD1780 are off. <br> - This relay turns off when the main base unit is not the redundant main base unit (Q38RB). <br> - When the multiple CPU system is configured, the flags are stored only to the CPU No.1. | S <br> (Every END processing) | New | $\begin{aligned} & \operatorname{Qn}^{(H)}{ }^{3)} \\ & \text { QnPH } \\ & \text { QnPRH } \\ & \text { QnU } \end{aligned}$ |
| SM1781 | Power supply failure detection flag | OFF: No faulty redundant power supply module detected <br> ON: Faulty redundant power supply module detected | - Turns ON when one or more faulty redundant power supply modules are detected. <br> - Turns on if any of SD1781 bits is on. <br> - Turns off if all bits of SD1781 are off. <br> - This relay turns off when the main base unit is not the redundant main base unit (Q38RB). <br> - When the multiple CPU system is configured, the flags are stored only to the CPU No.1. | S <br> (Every END processing) | New | $\begin{aligned} & \operatorname{Qnf(H)}^{3)} \\ & \text { QnPH }^{3)} \\ & \operatorname{QnPRH} \\ & \operatorname{QnU}^{4)} \end{aligned}$ |
| SM1782 | Momentary power failure detection flag for power supply $1^{1)}$ |  | - Turns ON when a momentary power failure of the input power supply to the power supply 1 or 2 is detected one or more times. After turning on, this relay remains on even if the power supply recovers from the momentary power | S <br> (Every END processing) | New | $\begin{aligned} & \mathrm{Qn}^{\mathrm{Qn}(\mathrm{H})^{3)}} \\ & \text { QnPH } \\ & \text { QnPRH } \\ & \text { QnU }^{4)} \end{aligned}$ |
| SM1783 | Momentary power failure detection flag for power supply $2^{2)}$ | OFF: No momentary power failure detected <br> ON: Momentary power failure detected | failure. <br> - Turns off the flags (SM1782 and SM1783) of the power supply 1 and 2 when the CPU module starts. <br> - When the input power to one of the redundant power supply modules turns OFF the corresponding flag turns OFF. <br> - This relay turns off when the main base unit is not the redundant main base unit (Q38RB). <br> - When the multiple CPU system is configured, the flags are stored only to the CPU No.1. | S <br> (Every END processing) | New | $\begin{aligned} & {\operatorname{Qn}(\mathrm{H})^{3)}}^{\text {QnPH }} \\ & \text { QnPRH } \\ & \text { QnU } \end{aligned}$ |

Tab. A-56: Special relays (15): Redundant power supply module information
${ }^{1}$ The "power supply 1 " indicates the redundant power supply module mounted on the POWER 1 slot of the redundant base unit (Q38RB/Q68RB/Q65WRB).
2 The "power supply 2 " indicates the redundant power supply module mounted on the POWER 2 slot of the redundant base unit (Q38RB/Q68RB/Q65WRB).
${ }^{3}$ The module whose first 5 digits of serial No. is "04012" or higher. However, for the multiple CPU system configuration, this applies to all CPU modules whose first 5 digits of serial №. are "07032" or higher.
4 The module whose first 5 digits of serial №. is "10042" or higher.

## A.6.16 Built-in I/O function

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1840 | Axis 1 busy | OFF: Not busy <br> ON: Busy | - This relay turns on when positioning control, OPR control, JOG operation, or absolute position restoration is started. This relay turns off when each control is completed. In positioning control, this relay turns off when the axis 1 decelerates and stops, and then "dwell time" elapsed. (This relay remains on while positioning control is being performed.) <br> - This relay turns off when each control is ended due to such as an error or stop operation. | S <br> (Every END processing) | New | LCPU |
| SM1841 | Axis 1 positioning completion | OFF: Not completed <br> ON: Completed | - This relay turns on when OPR control, position control, or absolute position restoration is completed. <br> - This relay turns off when OPR control, positioning control, absolute position restoration, or JOG operation is started. <br> - This relay remains off when JOG operation is completed. <br> - This relay remains off when position control is stopped. | S (Instruction execution/ Status change) | New | LCPU |
| SM1842 | Axis 10 PR request | OFF: Machine OPR control completed <br> ON: Machine OPR control started | - This relay turns on when the CPU module is powered on, is reset, or is set from STOP to RUN; or the drive unit ready signal turns off; or machine OPR control is started. <br> - This relay turns off when machine OPR control is completed. | S <br> (Every END processing) | New | LCPU |
| SM1843 | Axis 1 OPR completion | OFF: Not completed <br> ON: Completed | - This relay turns on when machine OPR control is completed. <br> - This relay turns off when OPR control, positioning control, absolute position restoration, or JOG operation is started; or the CPU module is set from STOP to RUN; or the drive unit ready signal turns off. | S (Instruction execution/ Status change) | New | LCPU |
| SM1844 | Axis 1 speed 0 | OFF: Operating at speed other than 0 ON: Operating at speed 0 | - This relay turns on when JOG operation or speed control in speed/position switching control set at a speed of " 0 " is started. <br> - This relay turns on when speed is changed with a new speed value of " 0 ", and turns off when speed is changed with a new speed value other than "0". <br> - This relay turns off when SM1840 turns off. | S | New | LCPU |
| SM1845 | Axis 1 error | OFF: No error <br> ON: Error | - This relay turns on if an error occurs. <br> - The present error can be checked by SD1845. <br> - This relay is turned off by turning on SM1850. |  | New | LCPU |
| SM1846 | Axis 1 warning | OFF: No warning ON: Warning | - This relay turns on if a warning occurs. <br> - The present warning can be checked by SD1846. <br> - This relay is turned off by turning on SM1850. |  | New | LCPU |
| SM1847 | Axis 1 start in busy status | OFF: No start attempted in busy status ON: Start attempted in busy status | - This relay turns on when positioning control, OPR control, JOG operation, or absolute position restoration is attempted while the axis 1 is in the busy status. The executed start instruction will be ignored. <br> - This relay is reset by the user. | S (Instruction execution)儿 | New | LCPU |
| SM1848 | Axis 1 start instruction | OFF: Not executed ON: Being executed | - This relay turns on when positioning control by the start instruction (IPPSTRT1(P), IPDSTRT1 (P), IPSIMUL(P), IPABRST1), JOG operation by the JOG start instruction (IPJOG1), or OPR control by the OPR start instruction (IPOPR1(P)) is started. <br> - This relay turns off when positioning control, OPR control, or JOG operation is completed. | S (Instruction execution/ Status change) | New | LCPU |

Tab. A-57: Special relays (16): Built-in I/O function

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1850 | Axis 1 error reset | OFF $\rightarrow$ ON: Resets the Axis 1 error. <br> OFF: Clears the reset status. | - Turning on this relay will turn off SM1845 and SM1846 and will clear the SD1845 and SD1846 values to "0". <br> - Even if this relay is turned on, SM1845 will not turn off and the SD1845 value will not be cleared to "0" until SM1840 turns off. | U |  |  |
| SM1851 | Axis 1 OPR request off | OFF $\rightarrow$ ON: Axis 1 OPR request OFF: Cleared | Turning on this relay will forcibly turn off SM1842. |  | New | LCPU |
| SM1852 | Axis 1 speed/ position switching | OFF: Disabled ON: Enabled | This relay stores whether to enable switching from speed control to position control in speed/position switching control. |  |  |  |
| SM1860 | Axis 2 busy | OFF: Not busy ON: Busy | - This relay turns on when positioning control, OPR control, JOG operation, or absolute position restoration is started. This relay turns off when each control is completed. In positioning control, this relay turns off when the axis 2 decelerates and stops, and then "dwell time" elapsed. (This relay remains on while positioning control is being performed.) <br> - This relay turns off when each control is ended due to such as an error or stop operation. | S <br> (Every END processing) | New | LCPU |
| SM1861 | Axis 2 positioning completion | OFF: Not completed ON: Completed | - This relay turns on when OPR control, position control, or absolute position restoration is completed. <br> - This relay turns off when OPR control, positioning control, absolute position restoration, or JOG operation is started. <br> - This relay remains off when JOG operation is completed. <br> - This relay remains off when position control is stopped. | S (Instruction execution/ Status change) | New | LCPU |
| SM1862 | Axis 2 OPR request | OFF: Machine OPR control completed <br> ON: Machine OPR control started | - This relay turns on when the CPU module is powered on, is reset, or is set from STOP to RUN; or the drive unit ready signal turns off; or machine OPR control is started. <br> - This relay turns off when machine OPR control is completed. | $\begin{gathered} \text { S (Every } \\ \text { END } \\ \text { processing) } \end{gathered}$ | New | LCPU |
| SM1863 | Axis 2 OPR completion | OFF: Not completed <br> ON: Completed | - This relay turns on when machine OPR control is completed. <br> - This relay turns off when OPR control, positioning control, absolute position restoration, or JOG operation is started; or the CPU module is set from STOP to RUN; or the drive unit ready signal turns off. | S (Instruction execution/ Status change) | New | LCPU |
| SM1864 | Axis 2 speed 0 | OFF: Operating at speed other than 0 <br> ON: Operating at speed 0 | - This relay turns on when JOG operation or speed control in speed/position switching control set at a speed of "0" is started. <br> - This relay turns on when speed is changed with a new speed value of " 0 ", and turns off when speed is changed with a new speed value other than "0". <br> - This relay turns off when SM1860 turns off. | $\begin{gathered} \text { S (Every } \\ \text { END } \\ \text { processing) } \end{gathered}$ | New | LCPU |
| SM1865 | Axis 2 error | OFF: No error ON: Error | - This relay turns on if an error occurs. <br> - The present error can be checked by SD1865. <br> - This relay is turned off by turning on SM1870. | $\begin{array}{\|c} \hline \text { S (Every } \\ \text { END } \\ \text { processing) } \end{array}$ | New | LCPU |
| SM1866 | Axis 2 warning | OFF: No warning ON: Warning | - This relay turns on if a warning occurs. <br> - The present warning can be checked by SD1866. <br> - This relay is turned off by turning on SM1870. | $\begin{array}{\|c} \text { S (Every } \\ \text { END } \\ \text { processing) } \\ \hline \end{array}$ | New | LCPU |
| SM1867 | Axis 2 start in busy status | OFF: No start attempted in busy status ON: Start attempted in busy status | - This relay turns on when positioning control, OPR control, JOG operation, or absolute position restoration is attempted while the axis 2 is in the busy status. The executed start instruction will be ignored. <br> - This relay is reset by the user. | $\begin{gathered} \text { S } \\ \text { (Instruction } \\ \text { execution) } \\ / U \end{gathered}$ | New | LCPU |
| SM1868 | Axis 2 start instruction | OFF: Not executed ON: Being executed | - This relay turns on when positioning control by the start instruction (IPPSTRT2(P), IPDSTRT2(P), IPSIMUL(P), IPABRST2), JOG operation by the JOG start instruction (IPJOG2), or OPR control by the OPR start instruction (IPOPR2(P)) is started. <br> - This relay turns off when positioning control, OPR control, or JOG operation is completed. | S <br> (Instruction execution/ Status change) | New | LCPU |

Tab. A-57:
Special relays (16): Built-in I/O function

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1870 | Axis 2 error reset | OFF $\rightarrow$ ON: Resets the Axis 2 error. <br> OFF: Clears the reset status. | - Turning on this relay will turn off SM1865 and SM1866 and will clear the SD1865 and SD1866 values to "0". <br> - Even if this relay is turned on, SM1865 will not turn off and the SD1865 value will not be cleared to "0" until SM1860 turns off. | U | New | LCPU |
| SM1871 | Axis 2 OPR request off | OFF $\rightarrow$ ON: Axis 2 OPR request OFF: Cleared | Turning on this relay will forcibly turn off SM1862. |  | New | LCPU |
| SM1872 | Axis 2 speed/ position switching | OFF: Disabled ON: Enabled | This relay stores whether to enable switching from speed control to position control in speed/position switching control. |  | New | LCPU |
| SM1880 | CH 1 counter value greater (No.1) | OFF: Coincidence point (No.1) or smaller ON: Greater than coincidence point (No.1) | - This relay turns on when "current value of CH 1 > coincidence output No. 1 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 1<=$ coincidence output No. 1 point setting value" is met. | S <br> (Every END processing) | New | LCPU |
| SM1881 | CH 1 counter value coincidence (No.1) | OFF: Not detected ON: Detected | - This relay turns on when "current value of $\mathrm{CH} 1=$ coincidence output No. 1 point setting value" is met. <br> - This relay is turned off by turning on CH 1 coincidence signal No. 1 reset command. | S (Status change/ Every END processing) | New | LCPU |
| SM1882 | CH 1 counter value smaller (No.1) | OFF: Coincidence point (No.1) or greater ON: Smaller than coincidence point (No.1) | - This relay turns on when "current value of CH1 < coincidence output No. 1 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 1>=$ coincidence output No. 1 point setting value" is met. | S <br> (Every END processing) | New | LCPU |
| SM1883 | CH 1 counter value greater (No.2) | OFF: Coincidence point (No.2) or smaller ON: Greater than coincidence point (No.2) | - This relay turns on when "current value of CH1 > coincidence output No. 2 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 1<=$ coincidence output $N 0.2$ point setting value" is met. | S <br> (Every END processing) | New | LCPU |
| SM1884 | CH 1 counter value coincidence (No.2) | OFF: Not detected ON: Detected | - This relay turns on when "current value of $\mathrm{CH} 1=$ coincidence output No. 2 point setting value" is met. <br> - This relay is turned off by turning on CH 1 coincidence signal No. 2 reset command. | S (Status change/ Every END processing) | New | LCPU |
| SM1885 | CH1 counter value smaller (No.2) | OFF: Coincidence point (No.2) or greater ON: Smaller than coincidence point ( No .2 ) | - This relay turns on when "current value of $\mathrm{CH} 1<$ coincidence output No. 2 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 1>=$ coincidence output No. 2 point setting value" is met. | $\begin{gathered} \text { S (Every } \\ \text { END } \\ \text { processing) } \end{gathered}$ | New | LCPU |
| SM1886 | CH1 external preset (phase Z) request detection | OFF: Not detected ON: Detected | - This relay turns on when a preset request by phase Z (preset) terminal of CH 1 is detected. <br> - This relay is turned off by turning on CH 1 external preset (phase Z) request detection clear command. | $\begin{gathered} \text { S (Every } \\ \text { END } \\ \text { processing) } \end{gathered}$ | New | LCPU |
| SM1887 | CH1 error | OFF: No error ON: Error | - This relay turns on if the CH 1 error occurs. <br> - This relay turns off when an error cause is removed and CH 1 error reset command is turned on. | S (Every END processing) | New | LCPU |
| SM1888 | CH1 warning | OFF: No warning ON: Warning | - This relay turns on if a warning occurs in CH 1 . <br> - This relay turns off when a warning cause is removed and CH 1 error reset command is turned on. | S (Every END processing) | New | LCPU |
| SM1890 | CH 1 coincidence signal No. 1 reset command | Resets CH 1 counter value coincidence No.1. | - This relay is turned on to reset CH 1 counter value coincidence No.1. <br> - The command is valid while this relay is on. <br> - The on time must be held for at least 2 ms . | U | New | LCPU |
| SM1891 | CH1 coincidence signal No. 2 reset command | Resets CH 1 counter value coincidence No. 2 . | - This relay is turned on to reset CH 1 counter value coincidence No.2. <br> - The command is valid while this relay is on. <br> - The on time must be held for at least 2 ms . | U | New | LCPU |

Tab. A-57: Special relays (16): Built-in I/O function

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1892 | CH1 coincidence output enable command | Controls outputs from CH1 coincidence output No. 1 and No. 2 terminals. | - This relay is turned on to perform coincidence output from CH1 coincidence output No. 1 and CH1 coincidence output No. 2 terminals. <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1893 | CH 1 preset command | Presets the counter value. | - This relay is turned on to preset the counter value. <br> - The command is valid at the rise of this relay (from OFF to ON). <br> - The on and off time must be held for at least 2 ms . | U | New | LCPU |
| SM1894 | CH1 count down command | Counts down pulses. | - This relay is turned on to count down pulses. <br> - The command is valid while the Pulse input mode is either 1-phase multiple of $n$ or 1 -phase multiple of $n$ (A phase only). <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1895 | CH 1 count enable command | Starts counting. | - This relay is turned on to start counting. <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1896 | CH1 counter function selection start command | Starts the selected counter function. | - This relay is turned on to start the selected counter function. <br> - When the count disabling function is selected, the command is valid while this relay is on. <br> - When the latch counter function or the sampling counter function is selected, the command is valid at the rise of this relay (from OFF to ON). The on time must be held for at least 2 ms . <br> - When the count disabling/preset function or the latch counter/preset function is selected, the command is invalid. | U | New | LCPU |
| SM1897 | CH1 external preset (phase Z) request detection reset command | Resets CH 1 external preset (phase Z) request detection. | - This relay is turned on to reset CH 1 external preset (phase Z) request detection. <br> - The command is valid at the rise of this relay (from OFF to ON). <br> - The on and off time must be held for at least 2 ms . | U | New | LCPU |
| SM1898 | CH1 pulse measurement start command | Starts pulse measurement. | - This relay is turned on to measure pulses. <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1899 | CH1 error reset command | Resets the CH 1 error. | - This relay is turned on to reset the CH1 error. <br> - The command is valid at the rise of this relay (from OFF to ON). <br> - The on and off time must be held for at least 2 ms . | U | New | LCPU |
| SM1900 | CH2 counter value greater (№.1) | OFF: Coincidence point (No.1) or smaller <br> ON: Greater than coincidence point (No.1) | - This relay turns on when "current value of CH 2 > coincidence output No. 1 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 2<=$ coincidence output No. 1 point setting value" is met. | $\begin{gathered} \text { S (Every } \\ \text { END } \\ \text { processing) } \end{gathered}$ | New | LCPU |
| SM1901 | CH 2 counter value coincidence (No.1) | OFF: Not detected <br> ON: Detected | - This relay turns on when "current value of $\mathrm{CH} 2=$ coincidence output No. 1 point setting value" is met. <br> - This relay is turned off by turning on CH 2 coincidence signal No. 1 reset command. | S (Status change/ Every END processing) | New | LCPU |
| SM1902 | CH 2 counter value smaller (№.1) | OFF: Coincidence point (No.1) or greater <br> ON: Smaller than coincidence point (No.1) | - This relay turns on when "current value of CH 2 < coincidence output No. 1 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 2>=$ coincidence output No. 1 point setting value" is met. | S (Every END | New | LCP |
| SM1903 | CH2 counter value greater (No.2) | OFF: Coincidence point (No.2) or smaller <br> ON: Greater than coincidence point (№.2) | - This relay turns on when "current value of CH 2 > coincidence output No. 2 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 2<=$ coincidence output No. 2 point setting value" is met. | processing) | New | LOP |
| SM1904 | CH2 counter value coincidence (No.2) | OFF: Not detected ON: Detected | - This relay turns on when "current value of $\mathrm{CH} 2=$ coincidence output No. 2 point setting value" is met. <br> - This relay is turned off by turning on CH 2 coincidence signal No. 2 reset command. | S (Status change/ Every END processing) | New | LCPU |

Tab. A-57:
Special relays (16): Built-in I/O function

| Number | Name | Meaning | Description | Set by (if set) | ACPU M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1905 | CH 2 counter value smaller ( No .2 ) | OFF: Coincidence point (No.2) or greater <br> ON: Smaller than coincidence point (№.2) | - This relay turns on when "current value of CH 2 < coincidence output No. 2 point setting value" is met. <br> - This relay turns off when "current value of $\mathrm{CH} 2>=$ coincidence output No. 2 point setting value" is met. | S (Every | New | LCPU |
| SM1906 | CH2 external preset (phase Z) request detection | OFF: Not detected ON: Detected | - This relay turns on when a preset request by phase Z (preset) terminal of CH 2 is detected. <br> - This relay is turned off by turning on CH 2 external preset (phase Z) request detection clear command. | processing) |  |  |
| SM1907 | CH2 Error | OFF: No error <br> ON: Error | - This relay turns on if the CH 2 error occurs. <br> - This relay turns off when an error cause is removed and CH 2 error reset command is turned on. |  |  |  |
| SM1908 | CH 2 warning | OFF: No warning ON: Warning | - This relay turns on if a warning occurs in CH 2 . <br> - This relay turns off when a warning cause is removed and CH 2 error reset command is turned on. | processing) |  | LCP |
| SM1910 | CH2 coincidence signal No. 1 reset command | Resets CH 2 counter value coincidence No.1. | - This relay is turned on to reset CH 2 counter value coincidence No.1. <br> - The command is valid while this relay is on. <br> - The on time must be held for at least 2 ms . | U | New | LCPU |
| SM1911 | CH2 coincidence signal No. 2 reset command | Resets CH 2 counter value coincidence No. 2. | - This relay is turned on to reset CH 2 counter value coincidence No.2. <br> - The command is valid while this relay is on. <br> - The on time must be held for at least 2 ms . | U | New | LCPU |
| SM1912 | CH 2 coincidence output enable command | Controls outputs from CH2 coincidence output No. 1 and No. 2 terminals. | - This relay is turned on to perform coincidence output from CH2 coincidence output No. 1 and CH2 coincidence output No. 2 terminals. <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1913 | CH 2 preset command | Presets the counter value. | - This relay is turned on to preset the counter value. <br> - The command is valid at the rise of this relay (from OFF to ON). <br> - The on and off time must be held for at least 2 ms . | U | New | LCPU |
| SM1914 | CH2 count down command | Counts down pulses. | - This relay is turned on to count down pulses. <br> - The command is valid while the Pulse input mode is either 1-phase multiple of n or 1-phase multiple of $n$ (A phase only). <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1915 | CH2 count enable command | Starts counting. | - This relay is turned on to start counting. <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1916 | CH 2 counter function selection start command | Starts the selected counter function. | - This relay is turned on to start the selected counter function. <br> - When the count disabling function is selected, the command is valid while this relay is on. <br> - When the latch counter function or the sampling counter function is selected, the command is valid at the rise of this relay (from OFF to ON). The on time must be held for at least 2 ms . <br> - When the count disabling/preset function or the latch counter/preset function is selected, the command is invalid. | U | New | LCPU |
| SM1917 | CH2 external preset (phase Z) request detection reset command | Resets CH2 external preset (phase Z) request detection. | - This relay is turned on to reset CH 2 external preset (phase Z) request detection. <br> - The command is valid at the rise of this relay (from OFF to ON). <br> - The on and off time must be held for at least 2 ms . | U | New | LCPU |
| SM1918 | CH 2 pulse measurement start command | Starts pulse measurement. | - This relay is turned on to measure pulses. <br> - The command is valid while this relay is on. | U | New | LCPU |
| SM1919 | CH2 error reset command | Resets the CH 2 error. | - This relay is turned on to reset the CH2 error. <br> - The command is valid at the rise of this relay (from OFF to ON). <br> - The on and off time must be held for at least 2 ms. | U | New | LCPU |

Tab. A-57: Special relays (16): Built-in I/O function

## A.6.17 Data logging

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1940 | Data logging setting No. 1 Data logging preparation | OFF: Not ready <br> ON: Ready | This relay turns on when the system is ready for data logging. <br> This relay remains on even after data logging is suspended. However, this relay turns off when data logging is stopped. | $\underset{\text { (Initial) }}{S}$ | New | LCPU |
| SM1941 | Data logging setting No. 1 Data logging start | OFF: Pause <br> ON: Start | This relay is turned on to start data logging and is turned off to suspend data logging. (The related special relays will all turn off.) | U | New | LCPU |
| SM1942 | Data logging setting No. 1 Data logging collection | OFF: Not being collected ON: Being collected | This relay is on while data logging is being collected. | S (Status change) | New | LCPU |
| SM1943 | Data logging setting №. 1 Data logging end | OFF: Not ended <br> ON: Ended | This relay turns on when data logging is ended. [Continuous is set for Logging type] <br> The corresponding bit turns on when data logging is ended after data have been written by the number of storable files (Stop is set for Operation occurring when number of saved files is exceeded). [Trigger is set for Logging type] <br> The corresponding bit turns on when the trigger condition is met, data are collected by the number of set times, and then the data are written to the SD memory card. <br> This relay also turns on if an error occurs during data logging (except data logging error occurred by the execution of online change). |  | New | LCPU |
| SM1944 | Data logging setting No. 1 Data logging trigger | OFF $\rightarrow$ ON: Triggered | - This relay turns on when the specified trigger condition is met. <br> - This relay is turned on to meet the trigger condition. |  | New | LCPU |
| SM1945 | Data logging setting No. 1 After data logging trigger | OFF: Not triggered <br> ON: Triggered | This relay turns on after trigger logging is triggered. This relay remains on even after data logging is completed. <br> This relay turns off when trigger logging is suspended or stopped. |  | New | LCPU |
| SM1946 | Data logging setting No. 1 Data logging error | OFF: No error ON: Error | This relay turns on if a data logging error occurs. This relay is turned off by the registration of the setting or a stop command from LCPU Logging Configuration Tool. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | LCPU |
| SM1947 | Data logging setting No. 1 Data storage in SD memory card | OFF: Not stored ON: Being stored | This relay is on while buffer memory data are being stored to a SD memory card by data logging. | (Status change) | New | LCPU |

Tab. A-58: $\quad$ Special relays (17): Data logging

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> M9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1950 to SM1957 | Data logging setting No. 2 | Same as in data logging setting No. 1 | Same as in data logging setting No. 1 (SM1940 to SM1947) | Same as indataloggingsettingNo. 1 | New | LCPU |
| $\begin{aligned} & \text { SM1960 to } \\ & \text { SM1967 } \end{aligned}$ | Data logging setting No. 3 |  |  |  |  |  |
| $\begin{aligned} & \text { SM1970 to } \\ & \text { SM1977 } \end{aligned}$ | Data logging setting No. 4 |  |  |  |  |  |
| SM1980 to SM1987 | Data logging setting No. 5 |  |  |  |  |  |
| $\begin{aligned} & \text { SM1990 to } \\ & \text { SM1997 } \end{aligned}$ | Data logging setting No. 6 |  |  |  |  |  |
| $\begin{aligned} & \text { SM2000 to } \\ & \text { SM2007 } \end{aligned}$ | Data logging setting No. 7 |  |  |  |  |  |
| SM2010 to SM2017 | Data logging setting No. 8 |  |  |  |  |  |
| $\begin{gathered} \text { SM2020 to } \\ \text { SM2027 } \end{gathered}$ | Data logging setting No. 9 |  |  |  |  |  |
| $\begin{aligned} & \text { SM2030 to } \\ & \text { SM2037 } \end{aligned}$ | Data logging setting No. 10 |  |  |  |  |  |

Tab. A-58: $\quad$ Special relays (17): Data logging

## A. 7 Table of special registers

The special registers are internal registers with fixed applications in the programmable controller.
Therefore, they cannot be used like other special registers in a sequence program. However, data can be written to these registers in order to control the CPU module. Data is usually stored in binary format except another format is required.

The table below describes the meanings of the headings in the following table:

| Item | Meaning |
| :---: | :---: |
| Number | Indicates the number of the special register. |
| Name | Indicates the name of the special register. |
| Meaning | Contains the function of the special register in brief. |
| Description | Contains a detailed description of the register. |
| Set by <br> (if set) |  |
| ACPU D9 $\square \square \square$ | Indicates special register D9 $\square \square$ corresponding to the ACPU (Change and notation when contents changed. Incompatible with the QOOJ/Q00/Q01 and QnPRH.) <br> Items indicated as "New" were newly added to the QCPU or LCPU. |
| Valid for: | Indicates the corresponding CPU: <br> - QCPU: All the System Q CPU modules <br> - Q00J/Q00/Q01: Basic model QCPU <br> - Qn(H): High Performance model QCPU <br> - QnPH: Process CPU <br> - QnPRH: Redundant CPU <br> - QnU: Universal model QCPU <br> - Q00UJ/Q00U/Q01U: Q00UJCPU, Q00UCPU, and Q01UCPU <br> - LCPU: All the L series CPU modules <br> - CPU module model: Only the specified model (Example: Q02UCPU, L26CPU-BT) |

For detailed information on the following topic refer to the manuals:

- Networks $\rightarrow$ Manuals for each network module
- SFC $\rightarrow$ MELSEC-Q/L/QnA Programming Manual (SFC)

NOTE Do not change the values of special register set by system using a program or by test operation.
Doing so may result in system down or communication failure.

## A.7.1 Diagnostic information

| Number | Name $\quad$ Meaning | Description | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SDO | Diagnostic errors | Error codes for errors found by diagnosis are stored as BIN data. <br> Contents identical to latest fault history information. | $\underset{\text { (Error) }}{\mathrm{S}}$ | $\begin{gathered} \text { D9008 } \\ \text { format change } \end{gathered}$ | QCPU <br> LCPU |
| SD1 | Clock time for diagnosis error occurrence | Year (last two digits) and month that SDO data was updated is stored as BCD 2-digit code. <br> Example: October 1995 <br> H9510 <br> b15 <br> b8 b7 <br> b0 <br> Year (0 to 99) <br> Month (1 to 31) | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SD2 |  | The day and hour that SDO was updated is stored as BCD 2digit code. <br> Example: 10 p.m. on 25th <br> H2510 |  |  |  |
| SD3 |  | The minute and second that SDO data was updated is stored as BCD 2-digit code. <br> Example: 35 min 48 s <br> H3548 |  |  |  |

Tab. A-59: Special registers (1): Diagnostic information

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD4 | Error information categories | Error information category code | Category codes which help indicate what type of information is being stored in the common information areas (SD5 through SD15) and the individual information areas (SD16 through SD26) are stored here. <br> The common information category codes store the following codes: <br> 0: No error <br> 1: Module No. (Slot No./CPU No./base No.) ${ }^{1,2)}$ <br> 2: File name/Drive name <br> 3: Time (value set) <br> 4: Program error location <br> 5: Reason(s) for system switching <br> (for Redundant CPU) <br> 6: Reason(s) for tracking size excess error (for Redundant CPU) <br> 7: Base No./power supply No. (Except for the Universal model QCPU and LCPU having the serial No. (first five digits) of "10041" or lower) <br> 8: Tracking transmission data classification (for Redundant CPU) <br> ${ }^{1}$ For a multiple CPU system, the module No. or CPU No. is stored according to an error. (To determine whether a storage value is a module No. or CPU No., refer to each error code.) <br> CPU No. 1: 1, CPU No. 2: 2, CPU No. 3: 3, <br> CPU No. 4: 4 <br> ${ }^{2}$ For the LCPU, only a slot No. is stored. <br> The individual information category codes store the following codes: <br> 0: No error <br> 1: (Open) <br> 2: File name/Drive name <br> 3: Time (value actually measured) <br> 4: Program error location <br> 5: Parameter number <br> 6: Annunciator number <br> 7: Check instruction malfunction number (Except for the Basic model QCPU, Universal model QCPU, and LCPU) <br> 8: Reason(s) for system switching failure (for Redundant CPU) <br> 9: Failure information (for LCPU) <br> 12: File diagnostic information (for Universal model QCPU and LCPU) <br> 13: Parameter No./CPU No. <br> (for Universal model QCPU) | $\underset{\text { (Error) }}{\text { S }}$ | New | QCPU <br> LCPU |

Tab. A-59: Special registers (1): Diagnostic information


Tab. A-59: Special registers (1): Diagnostic information

${ }^{7)}$ Meaning of the extensions:

| $\mathbf{S D}_{\boldsymbol{n}}$ | SD $_{\mathbf{n + 1}}$ |  | Extension Name | File type |
| :---: | :---: | :---: | :---: | :--- |
| Higher $\mathbf{8}$ bits | Lower $\mathbf{8}$ bits | Higher $\mathbf{8}$ bits |  | QPA |
| 51 H | 50 H | 41 H | Parameters |  |
| 51 H | 50 H | 47 H | QPG | Program |
| 51 H | 43 H | 44 H | QCD | Device comment |
| 51 H | 44 H | 49 H | QDI | Initial device value |
| 51 H | 44 H | 52 H | QDR | File register |
| 51 H | 44 H | 4 CH | QDL | Local device (For High Performance model QCPU, Process CPU, Redundant <br> CPU, Universal model QCPU, and LCPU) |
| 51 H | 54 H | 44 H | QTD | Sampling trace data (For High Performance model QCPU, Process CPU, Redun- <br> dant CPU, Universal model QCPU, and LCPU) |
| 51 H | 46 H | 44 H | QFD | Breakdown history data (For High Performance model QCPU, Process CPU, and <br> Redundant CPU) |
| 51 H | 53 H | 54 H | QST | SP.DEVST/S.DEVLD instruction file (for Universal model QCPU and LCPU) |

Tab. A-59: Special registers (1): Diagnostic information

Table of special registers


Tab. A-59: Special registers (1): Diagnostic information


Tab. A-59: Special registers (1): Diagnostic information


Tab. A-59:
Special registers (1): Diagnostic information


Tab. A-59: Special registers (1): Diagnostic information


Tab. A-59: $\quad$ Special registers (1): Diagnostic information


Tab. A-59: $\quad$ Special registers (1): Diagnostic information

| Number | Name | Meaning | Description |  |  | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD81 | Continuation error cause |  | This register stores a continuation error cause <br> The SD82 bits are all empty. |  |  |  |  |  |
| SD82 |  |  | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | LCPU |
| SD84 SD85 | Continuation error clear |  |  |  |  | This register stores a continuation error to be cleared in bit pattern. <br> This register has the same bit pattern as that of SD81 and SD82. |  |  | U | New | LCPU |

Tab. A-59: $\quad$ Special registers (1): Diagnostic information

| Number | Name | Meaning | Description |  |  | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD90 | Step transition watchdog timer setting value (Enabled only when SFC program exists) | F number for timer set value and time over error | Corresponds to SM90 | F numbers that are set ON at setting value of step transition watchdog timer and watchdog timer over errors. <br> b15 <br> b8 b7 <br> b0 |  | U | D9108 | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SD91 |  |  | Corresponds to SM91 |  |  | D9109 |  |
| SD92 |  |  | Corresponds to SM92 |  |  | D9110 |  |
| SD93 |  |  | Corresponds to SM93 |  |  | D9111 |  |
| SD94 |  |  | Corresponds to SM94 | Timer is started by turning SM90 through SM99 ON during active step, and if the transition conditions for the relevant steps are not met within the timer limits, the designated annunciator (F) will go ON. |  |  | D9112 |  |
| SD95 |  |  | Corresponds to SM95 |  |  | D9113 |  |
| SD96 |  |  | Corresponds to SM96 |  |  | D9114 |  |
| SD97 |  |  | Corresponds to SM97 |  |  | New |  |
| SD98 |  |  | Corresponds to SM98 |  |  | New |  |
| SD99 |  |  | Corresponds to SM99 |  |  | New |  |

Tab. A-59: $\quad$ Special registers (1): Diagnostic information (continued)

| Number | Name | Meaning | Description |  | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD100 | Transmission speed | Stores the transmission speed specified in the serial communication setting. | K96: 9600 bps, K192: 19.2 kbps, K384: 38.4 kbps, K576: 57.6 kbps, K1152: 115.2 kbps |  | $\begin{gathered} \mathrm{S} \\ \text { (power on or reset) } \end{gathered}$ | New | Q00/Q01 QOOUJ Q00U Q01U Q02U 4) |
| SD101 | Communication settings | Stores the settings for serial communication | Bit 4 = OFF: Withou <br> Bit $4=0 \mathrm{~N}$ : With s <br> Bit $5=0$ FF: Online <br> Bit $5=0 \mathrm{~N}$ : Online <br> The other bits have | check <br> ck <br> marrection disabled am correction enabled ction. |  | New |  |
| SD102 | Message waiting time | Stores the waiting time specified in the serial communication setting. | 0 : No waiting time 1 to FH : Waiting tim Default: 0 | : 10 ms ) |  | New |  |
| SD105 | CH1 <br> transmission speed setting (RS-232) | Stores the present transmission speed. | K96: 9600 bps, K192 K576: 57.6 kbps, K <br> This register holds even after commun is started. (When n stores "1152".) | 2 kbps, K384: 38.4 kbps, 115.2 kbps <br> stored in RS-232 connection in other than RS-232 connection ection is made, this register | S | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{3)}$ <br> LCPU |
| SD110 | Data sending result | Stores the data sending result when the serial communication is used. | Stores the error co using the serial com | ch occured during transmission cation. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | Q00/Q01 Q00UJ |
| SD111 | Data receiving result | Stores the data receiving result when the serial communication is used. | Stores the error cod received using the | ch occured when data was communication. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | $\begin{gathered} \text { Q01U } \\ \text { Q02U 4) } \end{gathered}$ |
| SD118 | Amount of batte | consumption | This register stores [Value range] <br> - 1 or 2: Q00UJ Q03UD <br> - 1 to 3: Q06UD <br> - 1 to 4: Q10UD <br> Q13UD <br> - 1 to 5: Q50UD | ery consumption rate. <br> O0UCPU, Q01UCPU, Q02UCPU, <br> , Q04UD(E)HCPU, LO2CPU <br> U, L26CPU-BT <br> PU, Q20UD(E)HCPU, <br> PU, Q26UD(E)HCPU <br> , Q100UDEHCPU | S <br> (Status change) | New | QnU <br> LCPU |
| SD119 | Battery lifeprolo | ging factor | This register stores battery life-prolong is other than " 0 ", th bled. <br> b15 $\square$ | eindicating a cause that has the action enabled. While this register ry life-prolonging function is ena- | S (Status change) | New | QnU <br> LCPU |

Tab. A-59: $\quad$ Special registers (1): Diagnostic information (continued)

${ }^{1}$ The module whose first 5 digits of serial No. is "07032" or higher.
2 The module whose first 5 digits of serial №. is "10042" or higher.
${ }^{3}$ This applies to Universal model QCPUs except for the Built-in Ethernet port QCPU.
4 The module whose first 5 digits of serial №. is "10102" or higher.
Tab. A-59: $\quad$ Special registers (1): Diagnostic information (continued)

## A.7.2 System information



Tab. A-60: Special registers (2): System information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD201 | LED status | State of CPU-LED | - The following bit patterns are used to store the statuses of the LEDs of the CPU. <br> - 0: OFF, 1: ON, 2: Flicker <br> (1): RUN <br> (5): BOOT <br> (2): ERROR <br> (6): Vacant <br> (3): USER <br> (7): Vacant <br> (4): BAT.ALARM <br> (8): MODE (0: OFF, 1: Green, 2: Orange) <br> For the Basic model QCPU, 3) to 8) are left empty. | $\begin{gathered} \text { S } \\ \text { (Status } \\ \text { change) } \end{gathered}$ | New | $\begin{gathered} \text { Q00J/Q00/ } \\ \text { Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  |  |  | Information concerning which of the following states the LEDs on the CPU are stored in the following bit patterns: <br> 0 is off, 1 is on, and 2 is flicker <br> (1): RUN <br> (5): BOOT * <br> (2): ERROR <br> (6): Empty <br> (3): USER <br> (7): Empty <br> (4): BAT.ALARM <br> (8): MODE <br> * For the Q00UJCPU, Q00UCPU, and Q01UCPU, 5) is left empty. | $\begin{gathered} \mathrm{S} \\ \text { (Status } \\ \text { change) } \end{gathered}$ | New | QnU |
|  |  |  | Information concerning which of the following states the LEDs on the CPU are stored in the following bit patterns: <br> 0 is off, 1 is on, and 2 is flicker <br> (1): RUN <br> (5): Empty <br> (2): ERROR <br> (6): Empty <br> (3): USER <br> (7): I/O ERR. <br> (4): BAT.ALARM <br> (8): MODE | $\begin{gathered} \text { S } \\ \text { (Status } \\ \text { change) } \end{gathered}$ | New | LCPU |
| SD202 | LED off | Bit pattern of LED that is turned off | Stored bit patterns of LEDs turned off <br> (Only USER and BOOT* enabled) <br> Turned off at 1 , not turned off at 0 <br> * For the QOOUJCPU, QOOUCPU, and Q01UCPU, the BOOT LED cannot be specified. <br> Stored bit patterns of LEDs turned off (Only USER enabled) <br> Turned off at 1 , not turned off at 0 | U | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |

Tab. A-60: Special registers (2): System information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD203 | Operat | ate of CPU | The CPU operating state is stored as indicated in the following figure: <br> (1): Operating state of CPU <br> 0 : RUN <br> 2: STOP <br> 3: PAUSE <br> (2): STOP/PAUSE cause <br> 0: Switch <br> 1: Remote contact <br> 2: Peripheral, computer link, or operation from some other remote source <br> 3: Internal program instruction <br> 4: Error <br> Remark: The item detected first is stored. <br> (However, for the Universal model QCPU and LCPU, the latest cause after operation status change is stored.) | S (Every END processing) | D9015 <br> (format change) | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-60:
Special registers (2): System information

| Number | Name | Meaning | Description | $\begin{aligned} & \text { Set by } \\ & \text { (if set) } \end{aligned}$ | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD204 | LED display color | CPU-LED display color | The LED display color of the LED status shown in SD201 1) to 8). | $\begin{gathered} S \\ \text { (Status } \\ \text { change) } \end{gathered}$ | New | QnU |
|  |  |  | The LED display color of the LED status shown in SD201 1) to 8). |  |  | LCPU |

Tab. A-60: Special registers (2): System information


Tab. A-60:
Special registers (2): System information


Tab. A-60: Special registers (2): System information

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Number \& Name \& Meaning \& \multicolumn{5}{|l|}{Description} \& Set by (if set) \& \(\qquad\) register D9 \& Valid for: \\
\hline \multirow{3}{*}{SD242} \& A/Q base differentiation \& \begin{tabular}{l}
0 : \(\quad Q A^{* *} B\) is installed (A mode) \\
1: \(\quad Q^{\star *} B\) is installed (Q mode)
\end{tabular} \& \begin{tabular}{l}
Fixed to \\
0
\end{tabular} \& hen no expan to b7 is fixed \& \begin{tabular}{l}
b2 b1 b0 \\
sion base is to " 0 ".
\end{tabular} \& \(\longrightarrow\) 7th expan installed, the \& \begin{tabular}{l}
se \\
ansion base ansion base to nsion base value for
\end{tabular} \& \multirow{3}{*}{\[
\underset{\text { (Initial) }}{\mathrm{S}}
\]} \& \multirow{3}{*}{New} \& \[
\begin{gathered}
\text { Qn(H) } \\
\text { QnPH } \\
\text { QnPRH }
\end{gathered}
\] \\
\hline \& \& \& Fixed to \&  \&  \&  \& \begin{tabular}{l}
se \\
ansion base ansion base ansion base ansion base
\end{tabular} \& \& \& \[
\begin{gathered}
\text { Q00J/Q00/ } \\
\text { Q01 }
\end{gathered}
\] \\
\hline \& \begin{tabular}{l}
base \\
presence/ \\
absence
\end{tabular} \& Base type differentiation 0 : Base not installed 1: \(Q^{* *} B\) is installed \& \begin{tabular}{l}
Fixed to \\
- For the LUUU extension \\
- For the QOO fifth to sev
\end{tabular} \& \begin{tabular}{l}
b7 \\
0 \\
to \\
UOUJJCPU, the bases are fix OOUCPU, Q01 venth extens
\end{tabular} \& he bits tor the fixed to "0". 1UCPU, and sion bases a \& \begin{tabular}{l}
7th expan e third to sev \\
Q02UCPU, th re fixed to "0"
\end{tabular} \& \begin{tabular}{l}
se \\
nsion base \\
ansion base \\
to \\
nsion base venth \\
the bits for the
\end{tabular} \& \& \& QnU \\
\hline SD243

SD244 \& Number of b \& se slots \& \begin{tabular}{l}
The number areas for the
SD243
SD244 <br>
- For the Q0 extension <br>
- For the Q00 the fifth to

 \& 

of slots bein e main base <br>
b15 to b12 <br>
Extension 3 <br>
Extension 7 <br>
OOUJCPU, th bases are fi OOUCPU, QO 0 seventh ex

 \& 

ing installed and the exte <br>
b11 to b8 <br>
Extension 2 <br>
Extension 6 <br>
the bits for th fixed to "0". 01UCPU, and xtension bas

 \& 

is stored in t ension bases <br>
b7 to b4 <br>
he third to sev <br>
d Q02UCPU, <br>
es are fixed

 \& 

the respective <br>
venth <br>
the bits for to "0".

\end{tabular} \& \[

\underset{(Initial)}{\mathrm{S}}

\] \& New \& | Qn(H) |
| :--- |
| QnPH |
| QnPRH |
| QnU | <br>

\hline SD243
SD244 \& Number of b \& slots (Operation status) \& The number areas for the
SD243

SD244 \& \begin{tabular}{l}
of slots being <br>
main base <br>
b15 to b12 <br>
\hline Extension 3 <br>
\hline Extension 7 <br>
\hline

 \& ing installed and the exte \& 

is stored in t <br>
ension bases. <br>
b7 to b4 <br>
\hline Extension 1 <br>
\hline Extension 5 <br>
\hline

\end{tabular} \& the respective \& \[

\underset{(Initial)}{\mathrm{S}}

\] \& New \& \[

$$
\begin{gathered}
\text { Q00J/Q00/ } \\
\text { Q01 }
\end{gathered}
$$
\] <br>

\hline SD245

SD246 \& Number of \& slots (Mounting status) \& \begin{tabular}{l}
The number stored in the below. <br>
SD245 <br>
SD246

 \& 

of slots wh e area corres <br>
b15 to b12 <br>
Extension 3 <br>
Fixed to 0

 \& 

here modules sponding to <br>
b11 to b8 <br>
Extension 2 <br>
Fixed to 0

 \& 

are actually each base un <br>
b7 to b4 <br>
Extension 1 <br>
Fixed to 0

\end{tabular} \& mounted is unit as shown \& \[

\underset{(Initial)}{S}

\] \& New \& | Qn(H) |
| :--- |
| QnPH |
| QnPRH |
| QnU | <br>

\hline
\end{tabular}

Tab. A-60: Special registers (2): System information

| Number | Name | Meaning |  | Descrip |  | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD250 | Loaded <br> maximum <br> I/O | Loaded maximum I/O No. |  | When S <br> final I/O <br> BIN valu | 50 goes from OFF to ON, the upper 2 digits of the mber plus 1 of the modules loaded are stored as | (Request END) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
|  |  |  |  | The first two digits of the number, which is the last I/O number of the mounted modules plus 1 , are stored. |  | $\underset{\text { (Initial) }}{S}$ |  | $\begin{gathered} \text { Q00J/Q00/ } \\ \text { Q01 } \\ \text { QnU } \\ \text { LCPU } \end{gathered}$ |
| SD254 | MELSECNET 10/H information | Number of modules installed |  | Indicates <br> MELSEC | he number of mounted MELSECNET/10 modules or T/H modules. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | QCPU |
| SD255 |  | Information from 1st module | I/O No. | Indicates ules or M | I I/O number of mounted MELSECNET/10 modSECNET/H modules. |  |  |  |
| SD256 |  |  | Network No. | Indicates ules or M | he network No. of mounted MELSECNET/10 modSECNET/H modules. |  |  |  |
| SD257 |  |  | Group Number | Indicates ules or M | he group number of mounted MELSECNET/10 modSECNET/H modules. |  |  |  |
| SD258 |  |  | Station No. | Indicates modules | he station number of mounted MELSECNET/10 MELSECNET/H modules. |  |  |  |
| SD259 |  |  | Standby information | In the ca standby | of standby stations, the module number of the ation is stored. (1 to 4) |  |  | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| $\begin{gathered} \text { SD260 } \\ - \\ \text { SD264 } \end{gathered}$ |  | Information from 2nd module |  | Configur | is identical to that for the first module. |  |  | QnPRH <br> QnU ${ }^{2)}$ |
| $\begin{gathered} \text { SD265 } \\ - \\ \text { SD269 } \end{gathered}$ |  | Information from 3rd module |  | Configuration is identical to that for the first module. |  |  |  | Qn(H) <br> QnPH |
| $\begin{gathered} \text { SD270 } \\ -\overline{1} \\ \text { SD274 } \end{gathered}$ |  | Information from 4th module |  | Configuration is identical to that for the first module. |  |  |  | $\begin{gathered} \mathrm{QnPRH} \\ \mathrm{QnU}^{3)} \end{gathered}$ |
| SD280 | CC-Link error | Error detection status |  | (1) When XnO of the installed CC-Link module goes ON , the bit corresponding to the station switches ON . <br> (2) When either Xn 1 or XnF of the installed CC-Link module switch OFF, the bit corresponding to the station switches ON. <br> (3) Switches ON when the CPU cannot communicate with the installed CC-Link module. <br> The above modules are numbered in order of the head I/O numbers. (However, the one where parameter setting has not been made is not counted.) |  | $\underset{\text { (error) }}{\mathrm{S}}$ | New | Qn(H) <br> QnPH <br> QnPRH |
| SD281 |  |  |  | b15 ... b12 $\square$ <br> (1) When bit co <br> (2) When switc ON. <br> (3) Switc the in <br> The above numbers. ( been made | XnO of the installed CC-Link module goes ON , the responding to the station switches ON . either Xn 1 or XnF of the installed CC-Link module OFF, the bit corresponding to the station switches <br> hes ON when the CPU cannot communicate with stalled CC-Link module. <br> modules are numbered in order of the head I/O However, the one where parameter setting has not is not counted.) | $\underset{\text { (error) }}{\mathrm{S}}$ | New | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{4)} \\ \mathrm{QnPH}^{4)} \\ \mathrm{QnPRH}^{5)} \end{gathered}$ |

Tab. A-60: Special registers (2): System information

| Number | Name | Meaning | Description | Set by (if set) | ACPU register $09 \square \square \square$ <br> D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD286 | Device assignment | Points assigned to M (for extension) | - The number of points assigned to M is stored with 32 bits. <br> - The number of 32 k or less points can be assigned to M . | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { QnU }{ }^{6)} \\ & \text { LCPU } \end{aligned}$ |
| SD287 |  |  |  |  |  |  |
| SD288 |  | Points assigned to B (for extension) | - The number of points assigned to $B$ is stored with 32 bits. <br> - The number of 32 k or less points can be assigned to B. |  |  |  |
| SD289 |  |  |  |  |  |  |
| SD290 | Device allocation (Same as parameter contents) | Number of points allocated for X | Stores the number of points currently set for $X$ | S (Initial) | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SD291 |  | Number of points allocated for Y | Stores the number of points currently set for $Y$ |  |  |  |
| SD292 |  | Number of points allocated for M | Stores the number of points currently set for M |  |  |  |
| SD293 |  | Number of points allocated for L | Stores the number of points currently set for L |  |  |  |
| SD294 |  | Number of points allocated for B | Stores the number of points currently set for B |  |  |  |
| SD295 |  | Number of points allocated for F | Stores the number of points currently set for F |  |  |  |
| SD296 |  | Number of points allocated for SB | Stores the number of points currently set for SB |  |  |  |
| SD297 |  | Number of points allocated for V | Stores the number of points currently set for V |  |  |  |
| SD298 |  | Number of points allocated for S | Stores the number of points currently set for S |  |  |  |
| SD299 |  | Number of points allocated for T | Stores the number of points currently set for $T$ |  |  |  |
| SD300 |  | Number of points allocated for ST | Stores the number of points currently set for ST |  |  |  |
| SD301 |  | Number of points allocated for C | Stores the number of points currently set for C |  |  |  |
| SD302 |  | Number of points allocated for D | Stores the number of points currently set for D |  |  |  |
| SD303 |  | Number of points allocated for W | Stores the number of points currently set for W |  |  |  |
| SD304 |  | Number of points allocated for SW | Stores the number of points currently set for SW |  |  |  |
| SD305 | Device assignment (Index register) | 16-bit modification Number of points assigned for Z | Stores the number of points of index register ( $Z$ ) used for the 16 -bit modification area. (Depending on the index modification setting for ZR in the parameter setting.) | S (Initial) | New | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| SD306 | Device |  | The number of points for ZR is stored (except the number of |  |  | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| SD307 | assignment <br> (Same as parameter contents) | Number of points assigned for ZR (for extension) | points of extended data register (D) and extended link register $(W)$ ). The number of points assigned to ZR is stored into this register only when 1 k point or more is set for the extended data register (D) or extended link register (W). |  |  |  |
| SD308 | Device assignment (assignment including the number of points set to the extended data register (D) and extended link register (W)) | Number of points assigned for D (for inside + for extension) | The total points of the data register (D) in the internal device memory area and the extended data register (D) are stored as a 32-bit binary value. |  |  |  |
| SD309 |  |  |  |  |  |  |
| SD310 |  |  |  |  |  |  |
| SD311 |  | Number of points assigned for W (for inside + for extension) | The total points of the link register (W) in the internal device memory area and the extended link register (W) are stored as a 32-bit binary value. |  |  |  |
| SD315 | Time reserved for communication processing | Time reserved for communication processing | - Reserves the designated time for communication processing with a programming tool or other units. <br> - The greater the value is designated, the shorter the response time for communication with other devices (programming tool, serial communication units) becomes. <br> - Setting range: 1 to 100 ms . <br> If the specified value is out of range, it is assumed to no setting. <br> The scan time becomes longer by the specified time. | U | New | $\begin{gathered} \text { Q00J/Q00/ } \\ \text { Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |

Tab. A-60: Special registers (2): System information


Tab. A-60: Special registers (2): System information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{aligned} & \text { ACPU } \\ & \text { register } \\ & \text { D9 } \end{aligned}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD393 | Multiple CPU system information | Number of multiple CPUs | The number of CPU modules that comprise the multiple CPU system is stored. (1 to 3, Empty also included) |  |  | $\begin{gathered} \hline \text { Q00/Q01 }{ }^{1 T} \\ \text { QnU } \end{gathered}$ |
| SD394 |  | CPU mounting information | This register stores information on the CPU module types of CPU No. 1 to No. 3 and whether or not the CPU modules are mounted. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | Q00/Q01 ${ }^{1)}$ |
| SD395 |  | Multiple CPU number | Stores the number of the CPU when operated in a multi-CPU system. <br> 1: CPU No. 1; 2: CPU No. 2; 3: CPU No. 3; 4: CPU No. 4 | $\underset{\text { (Initial) }}{S}$ | New | $\begin{gathered} \hline \text { Q00/Q01 } \\ \text { QnH } \\ \text { QnPH } \\ \text { QnU } \end{gathered}$ |
| SD396 |  | CPU No. 1 operation status | The operation information of each CPU No. is stored. (The information on the number of multiple CPUs indicated in SD393 is stored.) | $\begin{gathered} \text { S } \\ \text { (END } \\ \text { processing } \\ \text { error) } \end{gathered}$ | New | $\begin{gathered} \hline \text { Q00/Q01 } \\ \text { QnU } \end{gathered}$ |
| SD397 |  | CPU No. 2 operation status |  |  | New | $\begin{gathered} \hline \text { Q00/Q01 }{ }^{17} \\ \text { QnU } \end{gathered}$ |
| SD398 |  | CPU No. 3 operation status |  |  | New |  |
| SD399 |  | CPU No. 4 operation status |  |  | New | QnU ${ }^{3}$ |

Tab. A-60: Special registers (2): System information
${ }^{1}$ Function version is B or later.
${ }^{2}$ The Universal model QCPU except the Q00UJCPU, Q0OUCPU, and Q01UCPU.
${ }^{3}$ The Universal model QCPU except the Q0OUJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
4 The module whose first 5 digits of serial No . is "08032" or higher.
5 The module whose first 5 digits of serial $N \mathrm{No}$. is " 09012 " or higher.
6 The module whose first 5 digits of serial №. is "10042" or higher.
7 The Universal model QCPU except the QOOUJCPU.
8 This applies when the first five digits of the serial number is "12052" or higher.

## A.7.3 System clocks/counters

| Number | Name | Meaning | Description | Set by (if set) | ACPU register g9 <br> D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD412 | 1 second counter | Number of counts in 1-second units | Following programmable controller CPU RUN, 1 is added each second. <br> Count repeats from 0 to 32767 to -32768 to 0 . | S (Status change) | D9022 | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SD414 | $\begin{aligned} & n=1 \text { second } \\ & \text { steps } \end{aligned}$ | 2 n second clock units | Stores value $n$ of $2 n$ second clock (Default is 30 ). Setting can be made between 1 and 32767. | U | New |  |
| SD415 | $\mathrm{n}=1 \mathrm{~ms} \mathrm{steps}$ | 2 nms clock units | Stores value $n$ of 2 n ms clock (Default is 30 ). Setting can be made between 1 and 32767. | U | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SD420 | Scan counter | Number of counts in each scan | Incremented by 1 for each scan execution after the PC CPU is set to RUN. (Not incremented for each scan of an initial execution type program.) <br> Count repeats from 0 to 32767 to -32768 to 0 . | S <br> (Every END processing) | New |  |
|  |  |  | Incremented by 1 for each scan execution after the PC CPU is set to RUN. <br> Count repeats from 0 to 32767 to -32768 to 0. |  |  | $\begin{array}{\|c} \text { Q00J/Q00 } \\ / Q 01 \end{array}$ |
| SD430 | Low speed scan counter | Number of counts in each scan | Incremented by 1 for each scan execution after the PC CPU is set to RUN. <br> Count repeats from 0 to 32767 to -32768 to 0 . <br> Used only for low speed execution type programs. | S <br> (Every END <br> processing) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |

Tab. A-61: Special registers (3): System clocks/counters

## A.7.4 Scan information

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> register <br> ng <br> $\square$ <br> D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD500 | Execution program No. |  | Program number of program currently being executed is stored as BIN value. | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SD510 | Low speed program No. |  | Program number of low speed program currently being executed is stored as BIN value. <br> Enabled only when SM510 is 0 N . |  | New | QnH <br> QnPH |
| SD520 | Current scan time | Current scan time (ms value) | Stores current scan time (in 1 ms units) Range from 0 to 65535 | S <br> (Every END processing) | D9018 (format change) | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SD521 |  | Current scan time ( $\mu \mathrm{s}$ value) | Stores current scan time (in $100 \mu$ s units, in increments of $1 \mu$ s for the Universal model QCPU and LCPU) <br> Range from 0 to 900 ( 0 to 999 for the Universal model QCPU and LCPU). <br> (Example) <br> A current scan of 23.6 ms would be stored as follows: $\begin{aligned} & \text { D520 }=23 \\ & \text { D521 }=600 \end{aligned}$ |  | New |  |
| SD522 | Initial scan time | Initial scan time (ms value) | Stores scan time for first scan (in 1 ms units). Range from 0 to 65535 | S <br> (First END processing) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SD523 |  | Initial scan time ( $\mu \mathrm{s}$ value) | Stores scan time for first scan (in $100 \mu$ s units, in increments of $1 \mu \mathrm{~s}$ for the Universal model QCPU and LCPU). <br> Range from 0 to 900 ( 0 to 999 for the Universal model QCPU and LCPU). |  |  |  |
| SD524 | Minimum scan time | Minimum scan time (ms value) | Stores minimum value of scan time (in 1 ms units). Range from 0 to 65535 | S <br> (Every END processing) | New | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ |
| SD525 |  | Minimum scan time ( $\mu \mathrm{s}$ value) | Stores minimum value of scan time (in $100 \mu \mathrm{~s}$ units). Range from 0 to 900 |  |  |  |
| SD526 | Maximum scan time | Maximum scan time (ms value) | Stores meximum value of scan time, excepting the first scan. (in 1 ms units). <br> Range from 0 to 65535 | S (Every END processing) |  |  |
| SD527 |  | Maximum scan time ( $\mu \mathrm{s}$ value) | Stores maximum value of scan time, excepting the first scan. (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 |  |  |  |
| SD524 | Minimum scan time | Minimum scan time (ms value) | Stores minimum value of scan time except that of an initial execution type program (in 1 ms units). <br> Range from 0 to 65535 | S <br> (Every END processing) | D9017 <br> (format change) | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SD525 |  | Minimum scan time ( $\mu \mathrm{s}$ value) | Stores minimum value of scan time except that of an initial execution type program (in $100 \mu$ s units; in increments of $1 \mu \mathrm{~s}$ for the Universal model QCPU and LCPU). <br> Range from 0 to 900 <br> ( 0 to 999 for the Universal model QCPU and LCPU) |  | New |  |
| SD526 | Maximum scan time | Maximum scan time (ms value) | Stores maximum value of scan time, except that of an initial execution type program (in 1 ms units). <br> Range from 0 to 65535 | S (Every END processing) | D9019 (format change) |  |
| SD527 |  | Maximum scan time ( $\mu \mathrm{s}$ value) | Stores maximum value of scan time, except that of an initial execution type program (in $100 \mu \mathrm{~s}$ units, in increments of $1 \mu \mathrm{~s}$ for the Universal model QCPU and LCPU).). <br> Range from 0 to 900 <br> (0 to 999 for the Universal model QCPU and LCPU) |  | New |  |

Tab. A-62: Special registers (4): Scan information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD528 | For low speed execution type programs current scan time | Current scan time (ms value) | Stores current scan time for low speed execution type program (in 1 ms units). <br> Range from 0 to 65535 | S <br> (Every END processing) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| SD529 |  | Current scan time ( $\mu \mathrm{s}$ value) | Stores current scan time for low speed execution type program (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 |  |  |  |
| SD532 | Minimum scan time for low speed execution type programs | Minimum scan time (ms value) | Stores minimum value of scan time for low speed execution type program (in 1 ms units). <br> Range from 0 to 65535 | S <br> (Every END processing) | New |  |
| SD533 |  | Minimum scan time ( $\mu \mathrm{s}$ value) | Stores minimum value of scan time for low speed execution type program (in $100 \mu \mathrm{~s}$ units). <br> Range from Oto 900 |  |  |  |
| SD534 | Maximum scan time for low speed execution type programs | Maximum scan time (ms value) | Stores the maximum scan time for all except low speed execution type program's first scan (in 1 ms units). <br> Range from 0 to 65535 | S <br> (Every END processing) | New |  |
| SD535 |  | Maximum scan time ( $\mu \mathrm{s}$ value) | Stores the maximum scan time for all except low speed execution type program's first scan (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 |  |  |  |
| SD540 | END processing time | END processing time (ms value) | Stores time from completion of scan program to start of next scan (in 1 ms units). <br> Range from 0 to 65535 | S (Every END processing) | New | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ |
| SD541 |  | END processing time ( $\mu \mathrm{s}$ value) | Stores time from completion of scan program to start of next scan (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 |  |  |  |
| SD540 | END processing time | END processing time (ms value) | Stores time from completion of scan program to start of next scan (in 1 ms units). <br> Range from 0 to 65535 | S <br> (Every END <br> processing) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SD541 |  | END processing time ( $\mu \mathrm{s}$ value) | Stores time from completion of scan program to start of next scan (in $100 \mu \mathrm{~s}$ units, in increments of $1 \mu$ for the Universal model QCPU and LCPU). <br> Range from 0 to 900 <br> ( 0 to 999 for the Universal model QCPU and LCPU) |  |  |  |
| SD542 | Constant scan wait time | Constant scan wait time (ms value) | Stores wait time when constant scan time has been set (in 1 ms units). <br> Range from 0 to 65535 | S <br> (First END processing) | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SD543 |  | Constant scan wait time ( $\mu \mathrm{s}$ value) | Stores wait time when constant scan time has been set (in $100 \mu \mathrm{~s}$ units, in increments of $1 \mu \mathrm{~s}$ for the Universal model QCPU and LCPU). <br> Range from 0 to 900 <br> ( 0 to 999 for the Universal model QCPU and LCPU) |  |  |  |
| SD544 | Cumulative execution time for low speed execution type programs | Cumulative execution time for low speed execution type programs (ms value) | Stores cumulative execution time for low speed execution type programs (in 1 ms units). <br> Range from 0 to 65535 <br> Cleared to 0 after the end of one scan of a low-speed execution type program. | S <br> (Every END processing) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| SD545 |  | Cumulative execution time for low speed execution type programs ( $\mu \mathrm{s}$ value) | Stores cumulative execution time for low speed execution type programs (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 <br> Cleared to 0 after the end of one scan of a low-speed execution type program. |  |  |  |
| SD546 | Execution time for low speed execution type programs | Execution time for low speed execution type programs (ms value) | Stores low speed program execution time during 1 scan (in 1 ms units). <br> Range from 0 to 65535 <br> Stores each scan | S <br> (Every END processing) | New |  |
| SD547 |  | Execution time for low speed execution type programs ( $\mu \mathrm{s}$ value) | Stores low speed program execution time during 1 scan (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 <br> Stores each scan |  |  |  |

Tab. A-62: Special registers (4): Scan information

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD548 | Scan program execution time | Scan program execution time (ms value) | Stores execution time for scan execution type program during 1 scan (in 1 ms units). <br> Range from 0 to 65535 <br> Stores each scan | S <br> (Every END processing) | New | Q00J/ <br> Q00/ <br> Q01 <br> QnU <br> LCPU |
| SD549 |  | Scan program execution time ( $\mu \mathrm{s}$ value) | Stores execution time for scan execution type program during 1 scan (in $100 \mu \mathrm{~s}$ units, in increments of $1 \mu \mathrm{~s}$ for the Universal model QCPU and LCPU). <br> Range from 0 to 900 <br> ( 0 to 999 for the Universal model QCPU and LCPU) <br> Stores each scan |  |  |  |
| SD548 | Scan program execution time | Scan program exe- <br> cution time <br> (ms value) <br> Scan program exe- <br> cution time <br> ( $\mu$ s value) | Stores execution time for scan execution type program during 1 scan (in 1 ms units). <br> Range from 0 to 65535 <br> Stores each scan | S <br> (Every END processing) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| SD549 |  |  | Stores execution time for scan execution type program during 1 scan (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 <br> Stores each scan |  |  |  |
| SD550 | Service interva measurement module | Unit/module No. | Sets I/O number for module that measures service interval. | U | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SD551 | Service interval time | Module service interval (ms value) | When SM551 is 0N, stores service interval for module designated by SD550 (in 1 ms units). <br> Range from 0 to 65535 | S(Request) | New |  |
| SD552 |  | Module service interval ( $\mu \mathrm{s}$ value) | When SM551 is 0 N , stores service interval for module designated by SD550 (in $100 \mu \mathrm{~s}$ units). <br> Range from 0 to 900 |  |  |  |

Tab. A-62:
Special registers (4): Scan information

## A.7.5 Memory cards

| Number | Name | Meaning | Description |  |  | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD600 | Memory card models |  | Indicates type of memory card installed. |  |  | S (Initial and card removal) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  |  |  | Indicates type of memory card installed. |  |  | $\begin{gathered} S \\ \text { (Initial and card } \\ \text { removal) } \end{gathered}$ | New | LCPU |
| SD602 | Drive 1 (RAM) capacity |  | Drive 1 capacity is stored in 1 k byte units |  |  | S (Initial and card removal) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{2)}$ |
| SD603 | Drive 2 (ROM) capacity |  | Drive 2 capacity is stored in 1 k byte units <br> For the Q2MEM-8MBA, a value stored to this register depends on the product control number of the ATA card. For details, refer to the following manual: User's Manual (Hardware Design, Maintenance and Inspection) for the CPU module used |  |  | S <br> (Initial and card removal) | New |  |

Tab. A-63: Special registers (5): Memory cards

| Number | Name | Meaning | Description |  | Set by (if set) | ACPU register D9 <br> D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD604 |  |  | The use conditions for memory card use when ON). <br> The significance of these bit patte | ard are stored as bit patterns (in <br> rns is indicated below: | S <br> (Status change) | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  | Memory card use conditions |  | The use conditions for memory card use when ON). <br> The significance of these bit patte <br> ${ }^{1}$ This bit turns on at boot start and <br> 2 This bit turns on when the writing turns off at the completion. <br> ${ }^{3}$ This bit can be used when the first or higher. | ard are stored as bit patterns (in <br> rns is indicated below: <br> d turns off at the completion. <br> of initial device values is started and <br> ive digits of the serial №. is "10102" | S <br> (Status change) | New | QnU ${ }^{\text {2) }}$ |
|  |  |  | The use conditions for memory card use when ON). <br> The significance of these bit patte <br> ${ }^{1}$ This bit turns on at boot start and <br> 2 This bit turns on when the writing turns off at the completion. <br> 3 Fixed at " 0 ". <br> ${ }^{4}$ This bit turns on when data logging at the completion or stop of data | ard are stored as bit patterns (in <br> rns is indicated below: <br> d turns off at the completion. <br> of initial device values is started and <br> getting is registered and turns off bgging. | S <br> (Status change) | New | LCPU |
| SD606 SD607 | Drive 2 (Memory card ROM) capacity | Drive 2 storage capacity (lower bits) <br> Drive 2 storage capacity (upper bits) | These registers store the drive (Free space value after formattin | orage capacity (unit: 1M byte). is stored.) | S (Initial and card removal) | New | LCPU |

Tab. A-63: Special registers (5): Memory cards


Tab. A-63: Special registers (5): Memory cards

| Number | Name $\quad$ Meaning | Description | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD624 | Drive 3 and 4 use conditions | The use conditions for drives 3 and 4 are stored as bit patterns | S <br> (Status change) | New | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ |
|  |  | The use conditions for drives 3 and 4 are stored as bit patterns (In use when ON) <br> The significance of these bit patterns is indicated below: |  |  | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  |  | The use conditions for drives 3 and 4 are stored as bit patterns (in use when ON). <br> The significance of these bit patterns is indicated below: <br> ${ }^{1}$ This bit turns on when the writing of initial device values is started and turns off at the completion. <br> 2 This bit can be used when the first five digits of the serial №. is "11043" or higher. |  |  | QnU |
|  |  | The use conditions for drives 3 and 4 are stored as bit patterns (in use when ON). <br> The significance of these bit patterns is indicated below: <br> ${ }^{1}$ This bit turns on when the writing of initial device values is started and turns off at the completion. <br> 2 This bit turns on when data logging setting is registered and turns off at the completion or stop of data logging. |  |  | LCPU |

Tab. A-63: Special registers (5): Memory cards


Tab. A-63: Special registers (5): Memory cards

| Number | Name | Meaning | Description |  |  |  | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD650 | Comment drive |  | Stores the comment drive number selected at the parameters or by the QCDSET instruction. |  |  |  | S <br> (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU <br> LCPU |
| SD651 | Comment file name |  | Stores the comment file name (with extension) selected at the parameters or by the QCDSET instruction in ASCII code. <br> b15 <br> b8 b7 |  |  |  | S <br> (Status change) | New |  |
| SD652 |  |  |  |  |  |  |  |  |  |
| SD653 |  |  |  |  |  |  |  |  |  |
| SD654 |  |  | SD651SD652 | 2nd character |  | 1st character |  |  |  |
| SD655 |  |  | 4th cha | racter | 3rd character |  |  |  |
| SD656 |  |  | SD653 <br> SD654 | 6th character |  | 5th character |  |  |  |
|  |  |  | 8th character | 7th character |  |  |  |
|  |  |  | $\begin{aligned} & \text { SD654 } \\ & \text { SD655 } \\ & \text { SD656 } \end{aligned}$ | 1st char. of extension |  | 2Ен (.) |  |  |  |
|  |  |  | 3rd char. of extension | 2nd char. of extension |  |  |  |
| SD660 | Boot operation designation file | Boot designation file drive number |  | Stores the drive number where the boot designation file ( ${ }^{*}$.QBT) is being stored. |  |  |  | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{2)}$ <br> LCPU |
| SD661 |  | File name of boot designation file | Stores the file name of the boot designation file (*.QBT). <br> b15 <br> b8 b7 <br> b0 |  |  |  | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New |  |  |
| SD662 |  |  |  |  |  |  |  |  |  |  |
| SD663 |  |  |  |  |  |  |  |  |  |  |
| SD664 |  |  | SD661 <br> SD662 <br> SD663 <br> SD664 <br> SD665 <br> SD666 | 4th character |  | 3rd character |  |  |  |  |
| SD665 |  |  |  | 6th character |  | 5th character |  |  |  |  |
| SD666 |  |  |  | 8th character |  | 7th character |  |  |  |  |
|  |  |  |  | 1st char. of extension |  | 2EH (.) |  |  |  |  |
|  |  |  |  | 3rd char. of | extension | 2nd char. of extension |  |  |  |  |
| SD670 | Parameter enable drive information |  | This register stores the number of a drive where valid parameters have been stored. * <br> $\bullet$-0: Drive 0 (program memory) <br> -1: Drive 1 (SRAM card) <br> -2: Drive 2 (Flash card/ATA card) <br> $\bullet 4$ : Drive 4 (standard ROM) |  |  |  | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | QnU |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * For the Q00UJCPU, Q00UCPU, and Q01UCPU, only drives 0 and 4 are parameter-valid drives. |  |  |  |  |  |  |  |
|  |  |  | This register stores the number of a drive where valid parameters have been stored. <br> $\bullet 0$ : Drive 0 (program memory) <br> -2: Drive 2 (SD memory card) <br> -4: Drive 4 (standard ROM) |  |  |  |  |  | LCPU |  |
| SD671 | Status of latch data backup function | Status display | This register stores the execution status of latch data backup in the following bit pattern. |  |  |  | S(Status change) | New | QnU <br> LCPU |  |
|  |  |  | Status |  | Presence/ absence of backup data | Restore operation at turning power supply ON from OFF |  |  |  |  |
|  |  |  | 0 No | ackup data | Absent | Restoring not execute |  |  |  |  |
|  |  |  |  | ore ready pletion |  | Restoring executed when turning power supply ON from OFF the following time |  |  |  |  |
|  |  |  |  | ore <br> ution <br> pletion ${ }^{1)}$ | Present | Restoring not executed |  |  |  |  |
|  |  |  | $3{ }^{3} \begin{aligned} & \text { Backup } \\ & \text { exe }\end{aligned}$ | xup <br> ution wait ${ }^{2}$ |  | Restoring not executed |  |  |  |  |
|  |  |  | 4 Res <br> rep <br> exe <br> com | ore <br> ated <br> ution ready letion |  | Restoring executed when turning power supply ON from OFF |  |  |  |  |
|  |  |  | 1) Indicates status immediately after restoration. <br> 2) Indicates status after the CPU module is powered off and then on while the CPU module is in the "2: Restore execution completion" status. |  |  |  |  |  |  |  |

Tab. A-63: Special registers (5): Memory cards

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD672 |  | Backup time (Year and month) | This register stores the year (last two digits) and the month when data were backed-up in 2-digit BCD. <br> Example: July, 1993 = 9307H | $\stackrel{\mathrm{S}}{\text { (At write) }}$ | New | QnU <br> LCPU |
| SD673 |  | Backup time (day and hour) | This register stores the day and the hour when data were backed-up in a 2-digit BCD. <br> Example: 31st, 10 a.m. $=3110 \mathrm{H}$ | $\begin{gathered} \text { S } \\ \text { (At write) } \end{gathered}$ | New | QnU LCPU |
| SD674 | Backup information | Backup time (Minute and second) | This register stores the minute and the second when data were backed-up in a 2-digit BCD. <br> Example: 35 min ., $48 \mathrm{sec} .=3548 \mathrm{H}$ | $\begin{gathered} \text { S } \\ \text { (At write) } \end{gathered}$ | New | QnU LCPU |
| SD675 |  | Backup time (Year and day of week) | This register stores the year (first two digits) and the day of the week when data were backed-up in 2-digit BCD. <br> Example: 1993, Friday $=1905 \mathrm{H}$ | $\begin{gathered} \text { S } \\ \text { (At write) } \end{gathered}$ | New | QnU LCPU |
| SD672 | Ba | Restore time (Year and month) | This register stores the year (last two digits) and the month when data were restored in 2-digit BCD. <br> Example: July, $1993=9307 \mathrm{H}$ | $\underset{\text { (Initial) }}{S}$ | New | QnU <br> LCPU |
| SD673 | information | Restore time (day and hour) | This register stores the day and the hour when data were restored in a 2-digit BCD. <br> Example: 31st, 10 a.m. $=3110 \mathrm{H}$ | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-63: Special registers (5): Memory cards

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Number \& Name \& Meaning \& \multicolumn{8}{|l|}{Description} \& Set by (if set) \& ACPU register D9 \& Valid for: \\
\hline SD674 \& Backup restoration information \& Restore time (Minute and second) \& \multicolumn{8}{|l|}{\begin{tabular}{l}
This register stores the minute and the second when data were restored in a 2-digit BCD. \\
Example: \(35 \mathrm{~min} ., 48 \mathrm{sec} .=3548 \mathrm{H}\)
\end{tabular}} \& \[
\underset{\text { (Initial) }}{\mathrm{S}}
\] \& New \& \[
\begin{aligned}
\& \text { QnU } \\
\& \text { LCPU }
\end{aligned}
\] \\
\hline SD675 \& Backup information \& Restore time (Year and day of week) \& \multicolumn{8}{|l|}{\begin{tabular}{l}
This register stores the year (first two digits) and the day of the week when data were restored in 2-digit BCD. \\
Example: 1993, Friday \(=1905 \mathrm{H}\)
\end{tabular}} \& \[
\underset{\text { (Initial) }}{\mathrm{S}}
\] \& New \& \[
\begin{aligned}
\& \text { QnU } \\
\& \text { LCPU }
\end{aligned}
\] \\
\hline SD681 \& Program memory write (transfer) status \& Write (transfer) status display (percentage) \& \multicolumn{8}{|l|}{This register stores the progress of writing (transfer) to the program memory (flash ROM) in percentage (0 to 100\%). (When a write (transfer) command is given, " 0 " is stored in this register.)} \& \[
\begin{gathered}
\text { S } \\
\text { (At write) }
\end{gathered}
\] \& New \& \[
\begin{aligned}
\& \text { QnU } \\
\& \text { LCPU }
\end{aligned}
\] \\
\hline SD682

SD683 \& Program memory write count index \& Write count index up to present \& \multicolumn{8}{|l|}{| This register stores the index value of write count of the program memory (flash ROM)* up to the present in 32-bit binary. When the index value exceeds 100 thousand times, "FLASH ROM ERROR" (error code: 1610) occurs. (The index value will be counted even after it exceeds 100 thousand.) |
| :--- |
| * The write count does not equal to the index value. (Since the maximum write count of the flash ROM has been increased by the system, 1 is added about every two writing operations.) |} \& S (At write) \& New \& \[

$$
\begin{aligned}
& \text { QnU } \\
& \text { LCPU }
\end{aligned}
$$
\] <br>

\hline SD686 \& Standard ROM write (transfer) status \& Write (transfer) status display (percentage) \& \multicolumn{8}{|l|}{This register stores the progress of writing (transfer) to the standard ROM (flash ROM) in percentage ( 0 to 100\%). When a write (transfer) command is given, " 0 " is stored in this register.} \& $$
\underset{(\text { At write })}{\mathrm{S}}
$$ \& New \& \[

$$
\begin{aligned}
& \text { QnU } \\
& \text { LCPU }
\end{aligned}
$$
\] <br>

\hline SD687 \& Standard ROM write count index \& Write count index up to present \& \multicolumn{8}{|l|}{| This register stores the index value of write count of the standard ROM (flash ROM)* up to the present in 32-bit binary. When the index value exceeds 100 thousand times, "FLASH ROM ERROR" (error code: 1610) occurs. (The index value will be counted even after it exceeds 100 thousand.) |
| :--- |
| * The write count does not equal to the index value. (Since the maximum write count of the flash ROM has been increased by the system, 1 is added to the index value when the total write data size after the previous count-up reaches about 1M byte.) |} \& \[

\stackrel{S}{(At write)}

\] \& New \& \[

$$
\begin{aligned}
& \text { QnU } \\
& \text { LCPU }
\end{aligned}
$$
\] <br>

\hline SD689 \& \multicolumn{2}{|l|}{Backup error factor} \& \multicolumn{8}{|l|}{| This register stores the cause of an error that occurred during backup. |
| :--- |
| - OH : No error |
| - 100H: Memory card not inserted |
| - 200H: Backup data size exceeded |
| - 300H: Memory card write-protect setting |
| - $400 \mathrm{H}:$ Memory card write error |
| - $500 \mathrm{H}:$ Backup data read error (program memory) |
| - 503H: Backup data read error (standard RAM) |
| - $504 \mathrm{H}:$ Backup data read error (standard ROM) |
| - 510H: Backup data read error (system data) |
| - $600 \mathrm{H}: ~ B a c k u p ~ p r e p a r a t i o n ~ w a s ~ p e r f o r m e d ~ w h i l e ~ l a t c h ~ d a t a ~ w a s ~$ being backed up to the standard ROM. |
| - 601H: Backup preparation was performed during online change. |
| - 602H: Backup preparation was performed while a FTP client connected to the CPU module in FTP connection is present. |} \& \[

\underset{(Error)}{\mathrm{S}}

\] \& New \& \[

$$
\begin{aligned}
& \text { QnU 1) } \\
& \text { LCPU }
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

Tab. A-63: Special registers (5): Memory cards

| Number | Name | Meaning | Description | Set by (if set) | ```ACPU register D9``` | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD690 | Backup status |  | Stores the current backup status. <br> - 0: Before backup <br> - 1: Being prepared <br> - 2: Ready <br> - 3: Being executed <br> - 4: Completed <br> - FF: Backup error | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD691 | Backup execution status | Backup execution status display (percentage) | - This register stores the progress of backup to the memory card in percentage (0 to 100\%). <br> - " 0 " is stored at the start of backup. | S (Status change) | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD692 | Restorationerror factor | Factor of error occurred in restoration | Stores the cause of an error that occurred in restoration. <br> - 800 H : The CPU module model name does not match. <br> - 801 H : The backup data file does not match or the reading of backup data from the memory card is not completed. <br> - 810 H : Writing backup data to the restoration drive is not completed. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD693 | Restoration status | Current restoration status | Stores the current restoration status. <br> - 0: Before restoration <br> - 1: Being executed <br> - 2: Completed <br> - FF: Restoration error (In automatic restoration, " 0 : Before restoration" is stored at the completion of restoration.) | $\begin{gathered} \text { S } \\ \text { (Status change) } \end{gathered}$ | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD694 | Restoration execution status | Restoration execution status display (Percentage) | - This register stores the progress of restoration to the CPU module in percentage (0 to 100\%). <br> - " 0 " is stored at the start of restoration. | S (Status change) | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD695 | Specification of w ROM instruction | vriting to standard count | - This register stores the maximum number of executions of the writing to standard ROM instruction (SP.DEVST) per day. <br> - When the number of executions of the writing to standard ROM instruction exceeds the number of times set by SD695, "OPERATION ERROR" (error code: 4113) occurs. <br> - The setting range of this register is 1 to 32767 . If " 0 " or a value outside the range has been set, "OPERATION ERROR" (error code: 4113) occurs at execution of the writing to standard ROM instruction. | U | New | $\begin{aligned} & \text { QnU } \\ & \text { LCPU } \end{aligned}$ |
| SD696 SD697 | Available memory in memory card |  | This register stores a free space value in a memory card in 32 -bit binary. | S (Backup in operation) | New | QnU 1) |
| SD696 | Free memory card space at backup | Free memory card space at backup (lower bits) | This register stores a free space value in a SD memory card if the free space is insufficient for storing the backup data and resulting in a backup error. (unit: byte) This register is cleared to "0" when backup is completed. | S <br> (Backup in operation) | New | QnU ${ }^{1)}$ |
| SD697 |  | Free memory card space at backup (upper bits) |  |  |  | LCPU |
| SD698 | Backup data capacity | Backup data size (lower bits) | This register stores backup data size in 32-bit binary. | S | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD699 |  | Backup data size (upper bits) |  | operation) |  |  |

Tab. A-63: Special registers (5): Memory cards
${ }^{1}$ The module whose first 5 digits of serial No. is "10102" or higher. (Except the Q00UJCPU, Q00UCPU, and Q01UCPU)
${ }^{2}$ The Universal model QCPU except the QOOUJCPU, QOOUCPU, and Q01UCPU.
${ }^{3}$ The Universal model QCPU except the QOOUJCPU.
${ }^{4}$ On the Basic model QCPU, data is set at STOP to RUN or RSET instruction execution after parameter execution.

## A.7.6 Instruction related registers

| Number | Name | Meaning | Description |  |  | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD705 | Mask pattern |  | During block operations, turning SM705 ON makes it possible to use the mask pattern being stored at SD705 (or at SD705 and SD706 if double words are being used) to operate on all data in the block with the masked values. |  |  | U | New |  |
| SD706 |  |  | Q01 <br> Qn(H) <br> QnPH <br> QnPRH |  |  |
| SD715 | IMASK instruction mask pattern |  |  |  |  | Patterns masked by use of the IMASK instruction are stored in the following manner: |  |  | S(During execution) | New | $\begin{aligned} & \text { QCPU } \\ & \text { LCPU } \end{aligned}$ |
| SD716 |  |  |  |  |  |  |  |  |  |  |  |  |
| SD717 |  | Mask pattern |  |  |  |  |  |  |  |  |  |  |
| SD718 | Accumulator |  | For use as replacement for accumulators used in A-series programs. |  |  | S/U | New |  |  |  |
| SD719 |  |  |  |  |  |  |  |  |  |  |
| SD720 | Program No. destination for PLOAD instruction |  | Stores the program number of the program to be loaded by the PLOAD instruction when designated. The destination range is from 1 to 124. |  |  | U | New | Qn(H) <br> QnPH |  |  |  |
| SD738 | Message storage |  |  |  |  | S(During execution) | New | QnH |  |  |  |
| SD739 |  |  |  |  |  |  |  |  |  |  |  |
| SD740 |  |  | SD738 <br> SD739 <br> SD740 | Stores the message designated by the MSG instruction.$\mathrm{b} 15 \longleftrightarrow \mathrm{~b} 8 \mathrm{~b} 7 \longleftrightarrow \mathrm{~b} \text { 2 }$ |  |  |  |  |  |  |  |
| SD741 |  |  | 2nd character | 1st character |  |  |  |  |  |  |
| SD742 |  |  | 4th character | 3rd character |  |  |  |  |  |  |
| SD743 |  |  | 6 th character | 5th character |  |  |  |  |  |  |
| SD744 |  |  | $\begin{aligned} & \text { SD741 } \\ & \text { SD742 } \end{aligned}$ | 8th character | 7th character |  |  |  |  |  |  |
| SD745 |  |  | 12th character | 11th character |  |  |  |  |  |  |
| SD746 |  |  | SD743 <br> SD744 | 14th character | 13th character |  |  |  |  |  |  |
| SD747 |  |  | SD745 <br> SD746 | 16th character | 15th character |  |  |  |  |  |  |
| SD748 |  |  | 18th character | 17th character |  |  |  |  |  |  |
| SD749 |  |  | SD747SD748SD749 | 20th character | 19th character |  |  |  |  |  |  |
| SD750 |  |  | 22nd character | 21th character |  |  |  |  |  |  |
|  |  |  | 24th character | 23th character |  |  |  |  |  |  |
| SD751 |  |  | SD750SD751 | 26th character | 25th character |  |  |  |  |  |  |
| SD752 |  |  | 28th character | 27th character |  |  |  |  |  |  |
| SD753 |  |  | SD752 SD753 | 30th character | 29th character |  |  |  |  |  |  |
| SD754 |  |  | 32th character | 31st character |  |  |  |  |  |  |
| SD755 |  |  | SD754 | 34th character | 33rd character |  |  |  |  |  |  |
| SD756 |  |  | SD756 | 36th character | 35th character |  |  |  |  |  |  |
| SD757 |  |  | $\begin{aligned} & \text { SD757 } \\ & \text { SD758 } \end{aligned}$ | 40nd character | 39th character |  |  |  |  |  |  |
| SD758 |  |  | 42nd character | 41st character |  |  |  |  |  |  |
| SD759 |  |  | SD759 | 44th character | 43rd character |  |  |  |  |  |  |
| SD760 |  |  | SD760 46th character 45th character <br> SD761 48th character 47th character <br>  Sth  |  |  |  |  |  |  |  |  |
| SD761 |  |  |  |  |  |  |  |  |  |  |  |
| SD762 |  |  | SD762 | 50th character | 49th character |  |  |  |  |  |  |
| SD763 |  |  | SD764 | 52nd character | 51st character |  |  |  |  |  |  |
| SD764 |  |  | SD765 SD766 | 56th character | 55th character |  |  |  |  |  |  |
| SD765 |  |  | 58th character | 57th character |  |  |  |  |  |  |
| SD766 |  |  | SD767SD768SD769 | 60th character | 59th character |  |  |  |  |  |  |
| SD767 |  |  | 62nd character | 61st character |  |  |  |  |  |  |
| SD768 |  |  | 64th character | 63rd character |  |  |  |  |  |  |
| SD769 |  |  |  |  |  |  |  |  |  |  |  |

Tab. A-64: $\quad$ Special registers (6): Instruction related registers

| Number | Name | Meaning | Description |  |  |  |  | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD774 | PID limit setting (for complete derivative) | 0 : Limit set <br> 1: Limit not set | Designate the limit for each PID loop as follows: |  |  |  |  | U | New | $\begin{gathered} \text { QOOJ/QOO } \\ / Q 011^{1)} \end{gathered}$ |
| $\begin{aligned} & \text { SD774 } \\ & \text { and } \\ & \text { SD775 } \end{aligned}$ |  |  | Designate the limit |  | PID loop to to | $\begin{gathered} \text { b1 } \\ \hline \text { Loop } 2 \\ \hline \text { Loop } 18 \\ \hline \end{gathered}$ | $\begin{gathered} \text { bo } \\ \hline \text { Loop } 1 \\ \hline \text { Loop } 17 \end{gathered}$ |  |  | Qn(H) <br> QnPRH <br> QnU <br> LCPU |
|  | Refresh processing |  |  |  |  |  |  | U | New |  |
| SD778 | selection when the COM/CCOM instruction is executed |  |  |  |  |  |  |  |  |  |

Tab. A-64:
Special registers (6): Instruction related registers


Tab. A-64: $\quad$ Special registers (6): Instruction related registers

| Number | Name | Meaning | Description |  |  |  | Set by (if set) | ACPU register D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD794 | PID limit setting (for incomplete derivative) | 0 : With limit <br> 1: Without limit | Designate the limit for each PID loop as follows: |  |  |  | U | New | $\left\lvert\, \begin{gathered} \text { Q00J/QOO } \\ / Q 011^{1)} \end{gathered}\right.$ |
| $\begin{aligned} & \text { SD794 } \\ & \text { to } \\ & \text { SD795 } \end{aligned}$ |  |  | Designate the limit $$ | D loop as | $\begin{aligned} & \text { ows: } \\ & \text { b1 } \\ & \hline \text { Loop } 2 \\ & \hline \text { Loop } 18 \end{aligned}$ | $\begin{gathered} \text { b0 } \\ \hline \text { Loop } 1 \\ \hline \text { Loop } 17 \end{gathered}$ |  |  | Qn(H) ${ }^{4)}$ <br> QnPRH <br> QnU <br> LCPU |
| SD796 | Maximum <br> number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No.1) | Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction <br> (target CPU = CPU No. 1). <br> When the multiple CPU high-speed transmission dedicated instruction is executed to the CPU No.1, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM796 is turned ON, which is used as the interlock signal for consecutive execution of the multiple CPU high-speed transmission dedicated instruction. |  |  |  |  | $\begin{aligned} & \text { U } \\ & \text { (At } 1 \text { scan after } \\ & \text { RUN) } \end{aligned}$ | New | QnU ${ }^{5}$ |
| SD797 | Maximum number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No. 2) | Maximum number of blocks range for dedicated instructions Range: 1 to 7 (Default: 2 or when setting other than 1 to 7 , the register operates as 7 ). ${ }^{6}$ | Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction (target CPU = CPU No. 2). <br> When the multiple CPU high-speed transmission dedicated instruction is executed to the CPU No.2, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM797 is turned ON, which is used as the interlock signal for consecutive execution of the multiple CPU high-speed transmission dedicated instruction. |  |  |  |  | New | QnU ${ }^{5}$ |
| SD798 | Maximum <br> number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No.3) |  | Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction (target CPU = CPU No. 3). <br> When the multiple CPU high-speed transmission dedicated instruction is executed to the CPU No.3, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM798 is turned ON, which is used as the interlock signal for consecutive execution of the multiple CPU high-speed transmission dedicated instruction. |  |  |  |  | New | QnU ${ }^{5}$ |
| SD799 | Maximum <br> number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No.4) |  | Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction (target CPU = CPU No. 4). <br> When the multiple CPU high-speed transmission dedicated instruction is executed to the CPU No.4, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM799 is turned ON, which is used as the interlock signal for consecutive execution of the multiple CPU high-speed transmission dedicated instruction. |  |  |  |  | New | QnU ${ }^{5}$ |

Tab. A-64: Special registers (6): Instruction related registers
${ }^{1}$ Function version is B or later.
2 The module whose first 5 digits of serial №. is "04012" or higher.
${ }^{3}$ The module whose first 5 digits of serial №. is " 07032 " or higher.
4 The module whose first 5 digits of serial №. is "09012" or higher.
5 The Universal model QCPU except the QOOUJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
${ }^{6}$ The range is from 1 to 9 for the Q03UDCPU, Q04UDCPU, and QO6UDHCP whose first 5 digits of serial number is "10012" or lower. (Default: 2 Or when setting other than 1 to 9 , the register operates as 9 ).

## A.7.7 Debugging

| Number | Name $\quad$ Meaning | Description | Set by (if set) | ACPU register D9 $\qquad$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD840 | Debug function usage | This register indicates the status of the debug function usage as shown below. | S <br> (Status change) | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-65: Special registers (7): Debugging
$\mathbf{1}^{\mathbf{1}}$ The module whose first 5 digits of serial №. is "10042" or higher.

## A.7.8 Redundant CPU information (host system CPU information)

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> register <br> D9 <br> $\square$ | Valid <br> for: |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SD952 | History of <br> memory copy <br> from control <br> system to <br> standby <br> system | Latest status of <br> memory copy <br> from control <br> system to <br> standby system | This register stores a value indicating the completion status of the lat- <br> est memory data copy from the control system to the standby system. <br> - The value same as the SD1596 value is stored at completion or <br> abend of the memory data copy from the control system to the <br> standby system. <br> - Since data have been backed up in case of power failure, this <br> register holds the value indicating the latest memory data copy <br> status from the control system to the standby system. <br> This register is cleared to 0 by latch clear. | (Status change) | New | QnPRH |

Tab. A-66: $\quad$ Special registers (8): Redundant CPU information (host system CPU information)

## A.7.9 Remote password count

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { register } \\ \text { Dg } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD979 | Direct MELSOFT connection | Count of unlock processing failures | These registers store the number of mismatched password entries. Range: 0 to OFFFEn (OFFFFH when the range is exceeded) | S (Status change) | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD980 | Connection 1 to 16 |  |  |  |  |  |
| SD997 | MELSOFT <br> connection using UDP port |  |  |  |  |  |
| SD998 | MELSOFT connection using TCP port |  |  |  |  |  |
| SD999 | FTP communication port |  |  |  |  |  |

Tab. A-67: Special registers (9): Remote password count

[^90]
## A.7.10 Conversion from A series to System Q or L series

For a conversion from the MELSEC A series to the MELSEC System Q or L series the special registers D9000 through D9255 (A series) correspond to the diagnostic special registers SD1000 to SD1255 for QCPU or LCPU after the A to Q/L conversion. (Note that the Basic model QCPU and Redundant CPU do not support the A to Q/L conversion.)

These diagnostic special registers are all set by the system and cannot be changed by a userprogram. Users intending to change the contents of these registers should alter their programs so that only real QCPU or LCPU diagnostic special registers are applied.

An exception are the special registers D9200 through D9255. The data in these registers can be changed by the user. Therefore, the user can change the data in the diagnostic special registers SD1200 to SD1255 after the conversion.

Refer to the manuals of the CPUs and the networks MELSECNET and MELSECNET/B for detailed information on the special registers of the A series.


#### Abstract

NOTE To use the converted special register in the High Performance model QCPU, Process CPU, Universal model QCPU, or LCPU, check "Use special relay/special register from SM/SD1000" under "A-PLC Compatibility Setting". Project window $\Rightarrow$ [Parameter $] \Rightarrow[P L C$ Parameter $] \Rightarrow[P L C$ System $]$ Note that the processing time will increase when the converted special register is used. How to read the Special Register for Modification column. - If the special register number for QCPU or LCPU is provided, correct the program using it. - If no special register is specified ( - ), the converted special register can be used. - If the special register cannot be used in QCPU or LCPU, this is indicated as "No function for QCPU/LCPU".




Tab. A-68: $\quad$ Special registers (10): Conversion from A series to System $Q$ or $L$ series

| ACPU Special Register | Special Register after Conversion | Special Register for Modification | Name | Meaning | Details | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9002 | SD1002 | - | I/O module verification error | I/O module verification error module number | - If the status of the $1 / 0$ modules changes from that obtained at power-on, the lowest first I/O number of the module is stored in hexadecimal.(Example: If a module verification error is occurred on the output module with output numbers Y 50 to Y 6 F , " 50 " is stored in hexadecimal.) To monitor the number by a programming tool, monitor in hexadecimal. (This register is cleared when contents in SD1116 to SD1123 are all reset to " 0 ".) <br> - $1 / 0$ module verification is conducted on I/O modules on remote I/O stations. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9005 | SD1005 | - | AC DOWN counter | Number of times for AC DOWN | - A value stored in this register is incremented by one whenever the input voltage falls to or below $85 \%$ (AC power) or $65 \%$ (DC power) of the rating during operation of the CPU module. <br> - The counter starts the routine: counts up from 0 to 32767, then counts down to -32768 and then again counts up to 0 . | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9008 | SD1008 | SDO | Self-diagnostic error | Self-diagnostic error number | This register stores the error code of an error detected by self-diagnostics. |  |
| D9009 | SD1009 | SD62 | Annunciator detection | F number at which external failure has occurred | - When any of F0 to F2047 (default device setting) is turned on by the OUT F or SET F instruction, the F number that has been detected earliest among the F numbers that have turned on is stored in BIN code. <br> - SD1009 can be cleared by RST F or LEDR instruction. If another F number has been detected, the clearing of SD1009 causes the next number to be stored in SD1009. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9010 | SD1010 |  | Error step | Step number at which operation error has occurred. | If an operation error occurred during execution of an application instruction, the number of the step having the error is stored. The contents of SD1010 are updated upon every operation error. |  |
| D9011 | SD1011 | No function for QCPU/LCPU | Error step | Step number at which operation error has occurred. | If an operation error occurred during execution of an application instruction, the number of the step having the error is stored. Because the step number is stored in SD1011 when SM1011 turns from off to on, the data in SD1011 are not updated unless SM1011 is cleared by a user program | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| D9014 | SD1014 |  | 1/O control mode | I/O control mode number | The I/O control mode that has been set is returned in any of the following numbers. <br> - 0 : Both input and output in direct mode <br> - 1: Input in refresh mode, output in direct mode <br> - 3: Both input and output in refresh mode |  |
| D9015 | SD1015 | SD203 | Operating state of |  | Operation status of a CPU module is stored as shown below. <br> ${ }^{1}$ For the High Performance model QCPU and Process CPU, if the CPU module is running and SM1040 is off, the CPU module remains in the RUN status even though it is set to the PAUSE status. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |

Tab. A-68: $\quad$ Special registers (10): Conversion from A series to System $Q$ or $L$ series

| ACPU Special Register | Special Register after Conversion | Special Register for Modification | Name | Meaning | Details | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9016 | SD1016 | No function for QCPU/LCPU | Program number | Stores sequence program under execution as BIN value | This register stores any of the values from 0 to B , indicating which program is currently running. <br> 0: Main program (ROM) <br> 1: Main program (RAM) <br> 2: Subprogram 1 (RAM) <br> 3: Subprogram 2 (RAM) <br> 4: Subprogram 3 (RAM) <br> 5: Subprogram 1 (ROM) <br> 6: Subprogram 2 (ROM) <br> 7: Subprogram 3 (ROM) <br> 8: Main program (EEPROM) <br> 9: Subprogram 1 (EEPROM) <br> A: Subprogram 2 (EEPROM) <br> B: Subprogram 3 (EEPROM) | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| D9017 | SD1017 | SD520 |  | Minimum scan time (10 ms units) | If a scan time value is smaller than the value in SD1017, the SD1017 value is updated in the END processing. Therefore the minimum value of scan time is stored in SD1017. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9018 | SD1018 | SD524 | Scan time | Scan time (10 ms units) | This register stores a scan time in every END processing. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9019 | SD1019 | SD526 |  | Maximum scan time <br> (10 ms units) | If a scan time value is greater than the value in SD1019, the SD1019 value is updated in END processing. Therefore the maximum value of scan time is stored in SD1019. | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9020 | SD1020 | No function for QCPU/LCPU | Constant scan | Constant scan time (User sets in 10 ms units) | This register stores an interval value in units of 10 ms to run a program at regular intervals. <br> - 0 : No constant scan function <br> - 1 to 200: Constant scan function available (executing at a interval of setting value $\times 10 \mathrm{~ms}$ ) | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| D9021 | SD1021 | - | Scan time | Scan time (in 1 ms units) | This register stores scan time in every END processing. | Qn(H) |
| D9022 | SD1022 | SD412 | Time | Time | - The value is incremented by one every second after RUN. <br> - The counter starts the routine: counts up from 0 to 32767 , then counts down to -32768 and then again counts up to 0 . | QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9025 | SD1025 | SD210 |  | Clock data (year, month) | This register stores the year (last two digits) and the month in 2-digit BCD. <br> Example: July, 1993 = 9307H | $\operatorname{Qn}(H)$ |
| D9026 | SD1026 | SD211 | Clock data | Clock data (day, hour) | This register stores the day and the hour in a 2-digit BCD. <br> Example: 31st, 10 a.m. $=3110 \mathrm{H}$ | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-68: $\quad$ Special registers (10): Conversion from A series to System $Q$ or $L$ series


Tab. A-68: $\quad$ Special registers (10): Conversion from $A$ series to System $Q$ or $L$ series

| ACPU <br> Special <br> Register | Special <br> Register after <br> Conversion | Special <br> Register for <br> Modification | Name | Meaning | Details |
| :---: | :---: | :---: | :--- | :--- | :--- | :--- |

Tab. A-68: $\quad$ Special registers (10): Conversion from A series to System $Q$ or $L$ series


Tab. A-68: $\quad$ Special registers (10): Conversion from A series to System $Q$ or $L$ series

| ACPU <br> Special Register | Special Register after Conversion | Special Register for Modification | Name | Meaning | Details |  |  |  |  |  |  |  |  |  | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9116 | SD1116 | - | I/O module verification error | Bit pattern in units of 16 points, indicating the modules with verification errors | - If the status of the $I / 0$ module changes from that obtained at power-on, the module No. (unit: 16 points) is stored in the following bit pattern. (When I/O module numbers have been set by the parameter, the parameter-set numbers are stored.) <br> b15b14b13b12b11b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 |  |  |  |  |  |  |  |  |  | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9117 | SD1117 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9118 | SD1118 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9119 | SD1119 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9120 | SD1120 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9121 | SD1121 |  |  |  |  | - | 0 | $\begin{array}{ll}0 & 0 \\ 0 & 0\end{array}$ | 0 | 0 0 <br> 0 0 | $\begin{array}{l\|l\|l\|} 0 & 0 \\ \hline 0 & 0 \end{array}$ | $0$ |  | - 0 |  |
|  |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |
| D9122 D9123 | SD1122 SD1123 |  |  |  | - I/O module verification is conducted on I/O modules on remote I/O stations. (If normal status is restored, clear is not performed. Therefore, it is required to perform clear by user program.) |  |  |  |  |  |  |  |  |  |  |
| D9124 | SD9124 | SD63 | Annunciator detection quantity |  | When any of F0 to F2047 (default device setting) is turned on by the SET F instruction, a value in SD1124 is incremented by one (up to a maximum of 16). When the RST F or LEDR instruction is executed, it is decremented by one. |  |  |  |  |  |  |  |  |  | Qn(H) <br> QnPH <br> QnU ${ }^{1)}$ <br> LCPU |
| D9125 | SD9125 | SD64 | Annunciator detection number |  | When any of FO to F2047 (default device setting) are turned on by the SET F instruction, the annunciator numbers (F numbers) that are turned on are stored in SD1125 to SD1132 in order. <br> The F numbers turned off by the RST F instruction is deleted from this register, and the F numbers stored after the deleted F numbers are shifted to the previous registers. When the LEDR instruction is executed, the contents of SD1125 to SD1132 are shifted upward by 1. <br> When there are eight annunciator detections, the next one is not stored in SD1125 to SD1132. |  |  |  |  |  |  |  |  |  | Qn(H) <br> QnPH <br> QnU 1) <br> LCPU |
| D9126 | SD9126 | SD65 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9127 | SD9127 | SD66 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9128 | SD9128 | SD67 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9129 | SD9129 | SD68 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9130 | SD9130 | SD69 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9131 | SD9131 | SD70 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9132 | SD9132 | SD71 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | SD1009 | $\begin{array}{l\|l\|} \hline 0 & 50 \\ \hline \end{array}$ | 50 | 5050 | 50 | 5050 | 50 | 50 | 50 | 5099 |  |
|  |  |  |  |  | SD1124 | 01 | 2 | 32 | 3 | 45 | 6 | 7 | 8 | 88 |  |
|  |  |  |  |  | sD1125 | 050 | 50 | 5050 | 50 | 5050 | 50 | 50 | 50 | 5099 |  |
|  |  |  |  |  | SD1126 | 00 | 25 | 2599 | 99 | 9999 | 99 | 99 | 99 | 9915 |  |
|  |  |  |  |  | SD1127 | 00 | 0 | 990 | 15 | 1515 | 15 | 15 | 15 | 1570 |  |
|  |  |  |  |  | SD1128 | 00 | 0 | 00 | 0 | 7070 | 70 | 70 | 70 | 7065 |  |
|  |  |  |  |  | SD1129 | 00 | 0 | 00 | 0 | 065 | 65 | 65 | 65 | 6538 |  |
|  |  |  |  |  |  | 00 | 0 | 00 | 0 | 00 | 38 |  |  |  |  |
|  |  |  |  |  | ${ }^{1}$ | 00 | 0 | 00 | 0 | 00 |  |  |  | 110151 |  |
|  |  |  |  |  |  | 00 | 0 | 00 |  |  |  |  |  |  |  |

Tab. A-68: $\quad$ Special registers (10): Conversion from A series to System $Q$ or $L$ series
${ }^{1}$ The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or higher.
- QOOUJCPU, QOOUCPU, QO1UCPU


## A.7.11 Built-in Ethernet port QCPU and built-in Ethernet function

| Number | Name |  | Meaning | Description |  |  |  |  | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1260 | IP address in-use |  | IP address (lower digits) | These register store an IP address of the built-in Ethernet port. |  |  |  |  | S (Initial) | New | QnU ${ }^{3)}$ |
| SD1261 |  |  | IP address (upper digits) |  |  |  |  |  |  |  |  |
| SD1262 |  |  | Subnet mask pattern (lower digits) | - These register store a subnet mask pattern of the built-in Ethernet port. <br> - When a subnet mask pattern is not set, " 0 " is stored. |  |  |  |  |  |  |  |
| SD1263 |  |  | Subnet mask pattern (upper digits) |  |  |  |  |  |  |  |  |
| SD1264 |  |  | Default router IP address (lower digits) | - These register store a default router IP address of the built-in Ethernet port. <br> - When a default router IP address is not stored, "0" is stored. |  |  |  |  |  |  |  |
| SD1265 |  |  | Default router IP address (upper digits) |  |  |  |  |  |  |  |  |
| SD1270 | Time setting function | Operation result | Stores operation result. | This register stores the operation result of the time setting function. <br> 0: Not executed <br> 1: Success <br> OFFFFH: Failure |  |  |  |  |  | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD1271 |  | Execution time | Stores time acquired with time setting function. | This register stores the year (last two digits) and the month that the time setting function was executed in 2-digit BCD. <br> Example: July, $1993=9307 \mathrm{H}$ |  |  |  |  |  | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD1272 |  |  |  | This register stores the day and the hour that the time setting function was executed in a 2-digit BCD. Example: 31st, 10 a.m. $=3110 \mathrm{H}$ <br> b15 to b12 b11 to b8 b7 to b4 b3 to b0 |  |  |  |  | S (Status change) | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |
| SD1273 |  |  |  | This register stores the minute and the second that the time setting function was executed in a 2-digit BCD. <br> Example: $35 \mathrm{~min} ., 48 \mathrm{sec} .=3548 \mathrm{H}$ |  |  |  |  |  | New | $\begin{aligned} & \text { QnU 1) } \\ & \text { LCPU } \end{aligned}$ |

Tab. A-69: $\quad$ Special registers (11): Built-in Ethernet port QCPU and built-in Ethernet function


Tab. A-69: Special registers (11): Built-in Ethernet port QCPU and built-in Ethernet function

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1286 | Reception status signal | Stores reception status | This register stores the receive status of a socket communication connection. Bits for connections other than that of socket communication are always "0". <br> TCP (standard receive mode) <br> - 0: Data not received <br> - 1: Data received <br> TCP (fixed-length receive mode) <br> - 0 : Data not received or received data size is not the size of receive buffer. <br> - 1: Received data size reached to the receive buffer size. <br> UDP <br> - 0: Data not received <br> - 1: Data received | S (Status change) | New | $\begin{aligned} & \text { QnU }{ }^{2)} \\ & \text { LCPU } \end{aligned}$ |
| SD1288 | Built-in Ethernet port connection status | Stores connection status of built-in Ethernet port | This register stores a connection status of the built-in Ethernet port. |  | New | $\begin{aligned} & \text { QnU }{ }^{2)} \\ & \text { LCPU } \end{aligned}$ |
| SD1292 |  | IP address (lower digits) | - Specify an IP address to be stored in the IP address storage area (flash ROM). |  |  |  |
| SD1293 |  | IP address (upper digits) | - When writing to or clearing the IP address storage area (flash ROM) is completed, the values of the IP address stored in the IP address storage area (flash ROM) are stored. |  |  |  |
| SD1294 |  | Subnet mask pattern (lower digits) | - Specify a subnet mask pattern to be stored in the IP address storage area (flash ROM). |  |  |  |
| SD1295 | IP address setting | Subnet mask pattern (upper digits) | 00000000 H (blank) <br> - When writing to or clearing the IP address storage area (flash ROM) is completed, the values of the subnet mask pattern stored in the IP address storage area (flash ROM) are stored. | S <br> (Status change) / U | New | QnU ${ }^{3}$ |
| SD1296 |  | Default router IP address (lower digits) | - Specify a default router IP address to be stored in the IP address storage area (flash ROM). Range 00000001H to DFFFFFFEH (0.0. 1 to |  |  |  |
| SD1297 |  | Default router IP address (upper digits) | - When writing to or clearing the IP address storage area (flash ROM) is completed, the values of the default router IP address stored in the IP address storage area (flash ROM) are stored. |  |  |  |
| SD1298 | IP address storage area write error factor | Stores error factor when failing to write to IP address storage area | This register stores an error factor occurred when writing to the IP address storage area (flash ROM). (Links with SM1294.) <br> - OH: No error <br> - 100 H : The values of SD1292 to SD1297 are out of the setting range. <br> - 200 H : Write error <br> - 300 H : Writing is not available because other function is being executed. <br> - 400 H : Writing is not available because the IP address storage area is being cleared |  | New | QnU ${ }^{3}$ |

Tab. A-69: Special registers (11): Built-in Ethernet port QCPU and built-in Ethernet function

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1299 | IP address storage area clear error factor | Stores error factor when failing to clear IP address storage area | This register stores an error factor occurred when clearing the IP address storage area (flash ROM). (Links with SM1297.) <br> - OH: No error <br> - $200 \mathrm{H}:$ Clear error <br> - 300 H : Clearing is not available because other function is being executed. <br> - 400 H : Clearing is not available because the IP address storage area is being written. |  | New | QnU ${ }^{3}$ |

Tab. A-69: Special registers (11): Built-in Ethernet port QCPU and built-in Ethernet function
${ }^{1}$ This applies to the Built-in Ethernet port QCPU.
${ }^{2}$ The built-in Ethernet port QCPU whose serial number (first five digits) is "11012" or higher is targeted.
3 This applies to the built-in Ethernet port QCPU whose first five digits of serial №. is "11082" or higher.

## A.7.12 Fuse blown module



Tab. A-70: $\quad$ Special registers (12): Fuse blown module

## A.7.13 I/O module verification



Tab. A-71: Special registers (13): I/O module verification

## A.7.14 Process control instruction

| Number | Name | Meaning | Description |  |  | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SD1500 } \\ & \text { SD1501 } \end{aligned}$ | Basic period | Basic period time | Set the basic period (1 process control instruc <br> Floating points data $=$ | ond units) using flo | for the g-point data. <br> SD1500 | U | New | QnPH |
| SD1502 | Process control instruction detail error code |  | This register indicates the details of an error occurred by executing a process control instruction. |  |  |  |  |  |
| SD1503 | Process control instruction generated error location |  | Shows the error proces process control instruc | ock that o | urred in the | $\underset{\text { (error) }}{\mathrm{S}}$ |  |  |
| $\begin{aligned} & \text { SD1506 } \\ & \text { SD1507 } \end{aligned}$ | Dummy device |  | Used to specify dummy devices by a process control instruction. |  |  |  |  | $\begin{aligned} & \text { QnPH } \\ & \text { QnPR } \end{aligned}$ |
| SD1508 | Function availability selection for process control instruction | b0 <br> Bumpless function availability setting for the S.PIDP instruction <br> 0: Enabled <br> 1: Disabled (Default: 0) | This register stores whether to enable functions for process control instructions. |  |  | U |  |  |

Tab. A-72:
Special registers (14): Process control instruction

## A.7.15 Redundant system (host system CPU information)

The special registers SD1585 to SD1596 store information of the host CPU module.
These special registers are valid only for the redundant system. SD1585 to SD1596 are cleared to " 0 " in a stand-alone system.

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1585 | Redundant system LED status | 4 LED states <br> - BACKUP <br> - CONTROL <br> - SYSTEM A <br> - SYSTEM B | The LED status of BACKUP, CONTROL, SYSTEM A, or SYSTEM B is stored in the following format: |  | New | QnPRH |
| SD1588 | Reason(s) for system switching | Reason(s) for system switching that occurred in host station | Stores the reason(s) for system switching on the host system. The following values are stored corresponding to the methods for system switching: <br> This register is initialized with zero (0) stored when the system is powered on from off or is reset. <br> 0 : Initial value (control system has never been switched) <br> 1: Power off, Reset, H/W failure, WDT error <br> 2: CPU stop error (except WDT) <br> 3: System switching request from network module <br> 16: System switching dedicated instruction <br> 17: System switching request from a programming tool | $\begin{gathered} \mathrm{S} \\ \text { (when } \\ \text { condition } \\ \text { occurs) } \end{gathered}$ |  | QnPRH |
| SD1589 | Reason(s) for system switching failure conditions | Reason(s) for system switching failure No | - If a system switching is failed, any of the following value is stored in this register. <br> 0 : System switching complete (default) <br> 1: Tracking cable is not connected, tracking cable failure, or internal circuit failure <br> 2: H/W failure, power-off, reset, watchdog timer error on the standby system <br> 3: H/W failure, power-off, reset, WDT error on the control system <br> 4: Preparing tracking communication <br> 5: Communication timeout <br> 6: Stop error on the standby system (except for watchdog timer error) <br> 7: Operation differs between both systems (detected only in the back up mode) <br> 8: During memory copy from control system to standby system <br> 9: Performing program online change <br> 10: Detecting a failure of network module on the standby system <br> 11: System is being switched <br> - Resets to "0" when host system is powered on. <br> - Zero is stored in this register upon completion of system switching. | $\begin{gathered} \text { S } \\ \text { (when } \\ \text { system is } \\ \text { switched) } \end{gathered}$ |  | QnPRH |

Tab. A-73: Special registers (15): Redundant system (host system CPU information)

| Number | Name $\quad$ Meaning | Description | Set by (if set) | ACPU <br> D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1590 | Network module number, which requested system switching | - When system switching is requested from a network module in the host system, the bit corresponding to the module that received the request turns on. <br> 1) Module 0 : CPU module is invalid as it is 2 -slot model <br> 2) Module 1: Module on right side of CPU module <br> 3) Module 11: Module at rightmost end of 12 -slot base (Q312B) <br> - The system turns off the bit after the error is removed by a user. <br> - For the number for modules where system switching is requested from a network module in other system, refer to SD1690. | S <br> (Error/Status change) | New | QnPRH |
| SD1595 | Memory copy target I/O number | Before SM1595 is turned from off to on, the I/O No. of the memory copy destination (Standby system CPU module: 3D1H) is stored in this register. | U | New | QnPRH |
| SD1596 | Memory copy status | Stores the execution result of Memory copy function. <br> - 0 : Memory copy is complete <br> - $4241 \mathrm{H}:$ Standby system power supply off <br> - 4242 H : Tracking cable is disconnected or is damaged <br> - 4247H: Memory copy is being executed <br> - 4248H: Unsupported memory copy destination I/O number |  | New | QnPRH |

Tab. A-73: Special registers (15): Redundant system (host system CPU information)

## A.7.16 Redundant system (other system CPU information)

The special registers SD1600 to SD1690 store diagnostic information and system information of other system CPU.
The special registers SD1600 to SD1650 are valid only when the redundant system is in backup mode and invalid in separate mode.

The special registers SD1651 to SD1690 are valid when the redundant system is in backup mode or in separate mode.

The registers from SD1600 to SD1690 are cleared to "0" in a stand-alone system.

| Number | Name $\quad$ Meaning | Description | Set by (if set) | Corresponding host CPU SD $\square$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1600 | System error information | - If an error is detected by the error check for redundant system, the corresponding bit shown below turns on. That bit turns OFF when the error is cleared after that. <br> - If any of b0, b1, b2 and b15 is on, the other bits are off. <br> - In the debug mode, b0, b1, b2 and b15 are all off. | S (Every END processing) |  | QnPRH |
| SD1601 | System switching results | Reason(s) for system switching is stored. <br> - When a system is switched, the reason for system switching is stored in SD1601 of both systems. <br> - This register is initialized with zero (0) stored when the system is powered on from off or is reset. <br> - The following shows the values stored in this register. <br> 0 : Initial value (control system has never been switched) <br> 1: Power-off, reset, H/W failure, or watchdog timer error ${ }^{1)}$ <br> 2: Stop error (except for watchdog timer error) <br> 3: A system switching request from network module <br> 16: Control system switching instruction <br> 17: System switching request from a programming tool <br> ${ }^{1}$ When the system is switched upon the power-off or reset of the control system, "1" is not stored in SD1601 of the new standby system. | S (when system is switched) |  | QnPRH |
| SD1602 | System switching dedicated instruction parameter | - This register stores the argument to the instruction when a system is switched by the SP.CONTSW instruction. (The argument for the SP.CONTSW instruction is stored in SD1602 of both systems upon system switching.) <br> - SD1602 is only valid when "16" is stored in SD1601. <br> - SD1602 is updated only when a system is switched by the control system switching instruction. |  |  | QnPRH |

Tab. A-74: $\quad$ Special registers (16): Redundant system (other system CPU information)

| Number | Name | Meaning | Description | Set by (if set) | Corresponding host CPU <br> SD $\square$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1610 | Other system diagnostic error | Diagnostic error code | - This register stores an error code for the error occurred on other system. <br> - The value in SDO of the CPU module on other system is reflected. | S <br> (Every END processing) | SDO | QnPRH |
| SD1611 | Other system diagnostic error occurrence time | Diagnostic error occurrence time | - Stores the date and time when diagnostics error occurred corresponding to error code stored in SD1610. <br> - Data format is the same as SD1 to SD3. <br> - The values in SD1 to SD03 of the CPU module on other system are reflected. | (Every END processing) | SD1 to SD3 | QnPRH |
| SD1612 |  |  |  |  |  |  |
| SD1613 |  |  |  |  |  |  |
| SD1614 | Other system error information category | Error information category code | - This register stores the category code of error information and individual information of the error that ccurred on the other system. <br> - Data format is the same as SD4. <br> - The value in SD4 of the CPU module on other system is reflected. | S (Every END processing) | SD4 | QnPRH |
| $\begin{gathered} \text { SD1615 } \\ \text { to } \\ \text { SD1625 } \end{gathered}$ | Other system error common information | Error common information | - Stores the common information corresponding to the error code of the error that ccurred on the other system. <br> - Data composition is the same as SD5 to SD15. <br> - The values in SD5 to SD15 of the CPU module on other system are reflected. | S (Every END processing) | SD5 to SD15 | QnPRH |
| $\begin{gathered} \text { SD1626 to } \\ \text { SD1636 } \end{gathered}$ | Other system error individual information | Error individual information | - Stores the individual information corresponding to the error code of the error that ccurred on the other system. <br> - Data composition is the same as SD16 to SD26. <br> - The values in SD16 to SD26 of the CPU module on other system are reflected. | S (Every END processing) | $\begin{aligned} & \text { SD16 to } \\ & \text { SD26 } \end{aligned}$ | QnPRH |
| SD1649 | Standby system error cancel command | Error code of the error to be cleared | - This register stores the error code of the error to clear by clearing a standby system error. <br> - The standby system error is cleared by turning SM1649 from off to on after storing the error code of the error to clear. <br> - The least significant digit (ones place) of the error code in this register is ignored. (The errors corresponding to error codes 4100 to 4109 are cleared by storing 4100 in this register.) | S (Every END processing) |  | QnPRH |
| SD1650 | Other system operati | formation | This register stores the operating status of the CPU module on the other system in the following bit pattern. <br> When communications with other systems are disabled or the system is in the debug mode, "OOFFH" is stored. <br> Note: Communications are disabled in the following states. <br> - The other system is powered off or is being reset. <br> - A hardware failure has occurred on the host or the other system. <br> - A watchdog timer error has occurred on the host or the other system. <br> - Tracking cable is not connected. Tracking cable is broken or failed. | S (Every END processing) |  | QnPRH |

Tab. A-74: $\quad$ Special registers (16): Redundant system (other system CPU information)

| Number | Name Meaning | Description | Set by (if set) | Corresponding host CPU SD $\square$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1690 | Number of network module, which requested system switching on host (control) system | Stores the number of the network module which a system switch request was initiated, using the following format. <br> 1) Module 0 : CPU module is invalid as it is 2 -slot model <br> 2) Module 1: Module on right side of CPU module <br> 3) Module 11: Module at rightmost end of 12 -slot base (Q312B) <br> - Turns off automatically by system, after network error is reset by user. <br> - To find the number for the module where system switching is requested from a network module in the host system, refer to SD1590. | S (Every END processing) |  | QnPRH |

Tab. A-74: $\quad$ Special registers (16): Redundant system (other system CPU information)

## A.7.17 Redundant system (tracking information)

The special registers SD1700 to SD1799 are valid only for redundant systems. These registers are cleared to "0" in a stand-alone system.

| Number | Name $\quad$ Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1700 | Tracking error detection count | - A value in this register is incremented by one upon tracking error. <br> - The counter starts the routine: counts up from 0 to 32767, then junps to -32768 and then again counts up to 0 . | $\underset{(\text { Error })}{S}$ |  |  |
| SD1710 | Waiting time for online program change (standby system) | - This register stores the waiting time required for starting the online program change in the standby system after completion of that in the control system. The value is specified in units of seconds. <br> - If online program change is not requested even after it is completed in the control system, the CPU modules in both of the system determine that it is a failure of an online program change for redundancy. In this case, both system CPU modules resume the consistency check for the systems that have been on hold during the online program change. Also, the control system is set to accept another request of online program change for redundancy. <br> - When both systems are powered on, 90 seconds are set to SD1710 as the default value. <br> - Set the value within the range 90 to 3600 seconds. When the setting is 0 to 89 seconds, it is regarded as 90 seconds for operation. If the setting is outside the allowed range, it is regarded other than 0 to 3600 seconds for operation. <br> - The waiting time for a start of online program change to the standby system CPU module is checked according to the SD1710 setting during online change of multiple blocks and online change of batch of files for redundancy. | $\begin{gathered} S \\ (\text { Initial) } \\ / U \end{gathered}$ | New | QnPRH |

Tab. A-75: $\quad$ Special registers (17): Redundant system (tracking information)

## A.7.18 Redundant power supply module information

The special registers SD1780 to SD1789 are valid only for redundant power supply systems. These registers are cleared to "0" in a stand-alone power supply system.

| Number | Name $\quad$ Meaning | Description | Set by (if set) | ACPU D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1780 | Power supply off detection status | - This register stores status of the redundant power supply module (Q63RP and Q64RP) with input power off, in the following bit pattern. <br> Each bit <br> 0: Input power ON status/ No redundant power supply module <br> 1: Input power OFF status <br> - When the main base unit is not the redundant power main base unit (Q38RB), "0" is stored. <br> - When configuring multiple CPU, the status is stored to 1st CPU module. | S <br> (Every END processing) | New |  |
| SD1781 | Power supply failure detection status | - This register stores failure detection status of the redundant power supply module (Q63RP and Q64RP) in the following bit pattern. (After a failure is detected on a redundant power supply module, the bit corresponding to the failed module turns to "0" upon turning off the module.) <br> - When the main base unit is not the redundant power main base unit (Q38RB), "0" is stored. <br> - When configuring multiple CPU, the status is stored to 1st CPU module. | S <br> (Every END <br> processing) | New | QnPH ${ }^{2)}$ <br> QnPRH <br> QnU ${ }^{3)}$ |

Tab. A-76: $\quad$ Special registers (18): Redundant power supply module information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1782 | Momentary power failure detection counter for power supply $1^{1)}$ |  | - Counts the number of times of momentary power failure of the power supply $1 / 2$. <br> - Monitors the status of the power supply $1 / 2$ mounted on the redundant power main base unit (Q38RB). <br> - Status of power supply $1 / 2$ mounted on the redundant extension base unit is not monitored. <br> - When the CPU module starts, the counter of the power supply $1 / 2$ is cleared to 0 . <br> - If the input power to one of the redundant power supply modules is turned OFF, the corresponding counter is cleared to 0 . <br> - The counter is incremented by one upon momentary power failure on the power supply 1 or 2 . (The counter repeats increment and decrement of the value; $0 \rightarrow$ $32767 \rightarrow-32768 \rightarrow 0$. (The value is displayed within the range of 0 to 65535 in the system monitor screen of programming tool.)) <br> - Stores 0 when the main base unit is not the redundant power main base unit (Q38RB). <br> - When configuring multiple CPU, the status is stored to 1st CPU module. | S (Every END processing) | New |  |
| SD1783 | Momentary power failure detection counter for power supply $2{ }^{2)}$ |  |  | S <br> (Every END processing) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H})^{2)} \\ & \mathrm{QnPH} \\ & \text { QnPRH } \\ & \mathrm{QnU} \end{aligned}$ |

Tab. A-76: Special registers (18): Redundant power supply module information
${ }^{1}$ The "power supply 1 " indicates the redundant power supply module mounted on the POWER 1 slot of the redundant base unit (Q38RB/Q68RB/Q65WRB).
The "power supply 2" indicates the redundant power supply module mounted on the POWER 2 slot of the redundant base unit (Q38RB/Q68RB/Q65WRB).
2 The module whose first 5 digits of serial №. is "07032" or higher. However, for the multiple CPU system configuration, this applies to all CPU modules whose first 5 digits of serial №. are " 07032 " or higher.
$3^{3}$ The module whose first 5 digits of serial №. is "10042" or higher.

## A.7.19 Built-in I/O function



Tab. A-77: $\quad$ Special registers (19): Built-in I/O function


Tab. A-77: Special registers (19): Built-in I/O function

| Number | Name $\quad$ Meaning | Description | Set by (if set) | ACPU <br> D9 | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1844 | Axis 1 axis operation status | This register stores the axis operating status. <br> - -1: Error occurring <br> - 0 : Standing by <br> - 1: Stopped <br> - 2: In JOG operation <br> - 3: In OPR <br> - 4: In position control <br> - 5: In speed-position control (speed) (speed control in speed/position switching control) <br> - 6: In speed-position control (position) (position control in speed/position switching control) <br> - 7: Decelerating (axis stop ON) <br> - 8: Decelerating (JOG start OFF) <br> - 9: In high-speed OPR <br> - 10: In speed control <br> - 11: Analyzing | S <br> (Every END processing) | New | LCPU |
| SD1845 | Axis 1 error code | - This register stores the error code of the present axis error. <br> - If another error occurs while an axis error occurs, the latest error code is not stored. <br> - This register is cleared to "0" by turning on SM1850. | S <br> (Every END processing) | New | LCPU |
| SD1846 | Axis 1 warning code | - This register stores the warning code of the present axis warning. <br> - If another axis warning occurs, the latest warning code is written to this register. <br> - This register is cleared to "0" by turning on SM1850. | S <br> (Every END processing) | New | LCPU |
| SD1847 | Axis 1 external I/O signal | - This register stores the on/off status of external I/O signals. <br> - When an OPR method with the OPR retry function (Nearpoint dog method, Count 1, Count 2) is performed, a value indicating the status of the upper limit signal or the lower limit signal is stored to the external command signal. ${ }^{1)}$ <br> ${ }^{1}$ When an OPR method with the OPR retry function is performed even once, a value indicating the status of the upper limit signal or the lower limit signal will be stored until when speed/position switching control is started. | S <br> (Every END processing) | New | LCPU |
| SD1848 SD1849 | Axis 1 movement amount after near-point dog ON | - These registers store " 0 " when machine OPR control is started. <br> - After machine OPR control is completed, these registers store a travel distance from the point where the nearpoint watchdog signal turns on (The point is set to "0".) to the point where machine OPR control is completed. Range: 0 to 2147483647 pulses <br> - When an OPR method is set to Stopper 3, these registers always store "0". | S <br> (Every END processing) | New | LCPU |

Tab. A-77: Special registers (19): Built-in I/O function

\begin{tabular}{|c|c|c|c|c|c|}
\hline Number \& Name \(\quad\) Meaning \& Description \& Set by (if set) \& \(\square\) \& Valid for: \\
\hline SD1850 \& Axis 1 Data No. of positioning being executed \& \begin{tabular}{l}
- This register stores the data No. of positioning being executed. \\
(A storage value will be held until the next control starts.) \\
- " 0 " is stored when JOG operation or machine OPR control is started. \\
- "1" is stored when high-speed OPR control is started. \\
- "1" is stored when positioning control is started by the IPDSTRT1 or IPDSTRT2 instruction. \\
- If an error occurs at the start of positioning control, the previous value will be held.
\end{tabular} \& \begin{tabular}{l}
S \\
(Every END processing)
\end{tabular} \& New \& LCPU \\
\hline SD1860

SD1861 \& Axis 2 current feed value \& \begin{tabular}{l}
This register stores the current position value when the position where OPR control is completed is set as a base point. <br>
" 0 " is stored at power-on or reset of the CPU module. An OP address is stored at the completion of machine OPR control. <br>
This register is cleared to " 0 " when speed control in speed/position switching control is started. <br>
- When the current feed value is changed, the value after current value change is stored. <br>
- The current position read from a servo amplifier is stored at the completion of absolute position restoration. ${ }^{1,2)}$ <br>
${ }^{1}$ Range: -2147483648 to 2147483647 pulses. <br>
${ }^{2}$ Since the internal update cycle of the storage value is 1 ms , the information of the current feed value may be older than the actual command position by 1 ms at maximum depending on the refresh timing at END processing.

 \& 

S <br>
(Every END processing)
\end{tabular} \& New \& LCPU <br>

\hline SD1862

SD1863 \& Axis 2 current speed \& \begin{tabular}{l}
This register stores the current speed. (Fractions are not stored. If the current speed is slower than 1 pulse/s, "0" may be displayed. ${ }^{1,2)}$ <br>
${ }^{1}$ Range: 0 to 200000 pulses <br>
${ }^{2}$ Since the internal update cycle of the storage value is 1 ms , the information of the current speed value may be older than the actual command position by 1 ms at maximum depending on the refresh timing at END processing.

 \& 

S <br>
(Every END processing)
\end{tabular} \& New \& LCPU <br>

\hline SD1864 \& Axis 2 axis operation status \& | This register stores the axis operating status. |
| :--- |
| - -1 : Error occurring |
| - 0: Standing by |
| - 1: Stopped |
| - 2: In JOG operation |
| - 3: In OPR |
| - 4: In position control |
| - 5: In speed-position control (speed) (speed control in speed/position switching control) |
| - 6: In speed-position control (position) (position control in speed/position switching control) |
| - 7: Decelerating (axis stop ON) |
| - 8: Decelerating (JOG start OFF) |
| - 9: In high-speed OPR |
| - 10: In speed control |
| - 11: Analyzing | \& | S |
| :--- |
| (Every END processing) | \& New \& LCPU <br>


\hline SD1865 \& Axis 2 error code \& | - This register stores the error code of the present axis error. |
| :--- |
| - If another error occurs while an axis error occurs, the latest error code is not stored. |
| - This register is cleared to "0" by turning on SM1870. | \& | S |
| :--- |
| (Every END processing) | \& New \& LCPU <br>


\hline SD1866 \& Axis 2 warning code \& | - This register stores the warning code of the present axis warning. |
| :--- |
| - If another axis warning occurs, the latest warning code is written to this register. |
| - This register is cleared to "0" by turning on SM1870. | \& | S |
| :--- |
| (Every END processing) | \& New \& LCPU <br>

\hline
\end{tabular}

Tab. A-77: Special registers (19): Built-in I/O function

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1867 | Axis 2 |  | - This register stores the on/off status of external I/O signals. <br> - When an OPR method with the OPR retry function (Nearpoint dog method, Count 1, Count 2) is performed, a value indicating the status of the upper limit signal or the lower limit signal is stored to the external command signal. ${ }^{1)}$ <br> ${ }^{1}$ When an OPR method with the OPR retry function is performed even once, a value indicating the status of the upper limit signal or the lower limit signal will be stored until when speed/position switching control is started. | S <br> (Every END processing) | New | LCPU |
| SD1868 SD1869 | $\begin{aligned} & \text { Axis } 2 \\ & \text { ON } \end{aligned}$ | t after near-point dog | - This register stores "0" when machine OPR control is started. <br> - After machine OPR control is started, this register stores a travel distance from the point where the near-point watchdog signal turns on (The point is set to "0".) to the point where machine OPR control is completed. Range: 0 to 2147483647 pulses <br> - When an OPR method is set to Stopper 3, this register always stores " 0 ". | S <br> (Every END processing) | New | LCPU |
| SD1870 | Axis 2 | ning being executed | - This register stores the data №. of positioning being executed. <br> (A storage value will be held until the next control starts.) <br> - "0" is stored when JOG operation or machine OPR control is started. <br> - "1" is stored when high-speed OPR control is started. <br> - "1" is stored when positioning control is started by the IPDSTRT1 or IPDSTRT2 instruction. <br> - If an error occurs at the start of positioning control, the previous value will be held. | S <br> (Every END processing) | New | LCPU |
| SD1880 SD1881 | CH 1 cu |  | - These registers store the current counter value of CH 1 at END processing. <br> - When the ICCNTRD1 instruction is executed, this register is updated by the current value at that moment. The current value is updated at END processing and by the ICCNTRD1 instruction only when Normal Mode is set for Operation Mode Setting (high-speed counter function parameter). The range of a value that can be read is from -2147483648 to 2147483647. | S <br> (Every END processing/ Instruction execution) | New | LCPU |

Tab. A-77:
Special registers (19): Built-in I/O function

| Number | Name $\quad$ Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1882 | CH1 status monitor | This register stores each status of CH1. | S <br> (Every END <br> processing) | New | LCPU |
| SD1883 | CH1 external I/O status monitor | - This register stores a value indicating the external I/O signal status of CH 1 . <br> - Unused signal status is fixed at off. <br> - When Normal Mode is set for Operation Mode Setting (high-speed counter function parameter), a value according to the setting configured for Function Input Logic Setting (high-speed counter function parameter) is stored in the function input status. Therefore, when a voltage is applied to the function input terminal while Negative logic is set for Function input logic setting, this register turns off. <br> - When other than A Phase/B Phase is selected for Count Source Selection (high-speed counter function parameter), the phase A input status and phase B input status are fixed at off. | S <br> (Every END processing) | New | LCPU |

Tab. A-77:
Special registers (19): Built-in I/O function

| Number | Name $\quad$ Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1884 | CH1 operation mode monitor | This register stores a value indicating the operation mode for high-speed counter of CH 1 set by the parameter. <br> 0: Not used <br> 1: Normal mode <br> 2: Frequency measurement mode <br> 3: Rotation speed measurement mode <br> 4: Pulse measurement mode <br> 5: PWM output mode | S <br> (Every END processing) | New | LCPU |
| SD1885 | CH1 counter type monitor | - This register stores a value indicating the counter type for high-speed counter of CH 1 set by the parameter. <br> - Counter selection is disabled (fixed at "0") when a value stored to CH1 operation mode monitor (SD1884) is other than "1" (normal mode). <br> 0 : Linear counter <br> 1: Ring counter | S <br> (Every END processing) | New | LCPU |
| SD1886 | CH 1 selected counter function | - This register stores a value indicating the selected counter function for high-speed counter of CH 1 set by the parameter. <br> - Counter selection is disabled (fixed at "0") when a value stored to CH1 operation mode monitor (SD1884) is other than "1" (normal mode). <br> 0 : Count disabling function <br> 1: Latch counter function <br> 2: Sampling counter function <br> 3: Count disabling/preset function <br> 4: Latch counter/preset function | S <br> (Every END processing) | New | LCPU |
| SD1887 | CH1 error code | This register stores the error code of an error occurred in CH1. | S <br> (Every END processing) | New | LCPU |
| SD1888 | CH1 warning code | This register stores the warning code of a warning occurred in CH 1 . | S <br> (Every END processing) | New | LCPU |
| SD1900 SD1901 | CH 2 current value | - This register stores the current counter value of CH 2 at END processing. <br> - When the ICCNTRD2 instruction is executed, this register is updated by the current value at that moment. <br> The current value is updated at END processing and by the ICCNTRD2 instruction only when Normal Mode is set for Operation Mode Setting (high-speed counter function parameter). The range of a value that can be read is from 2147483648 to 2147483647. | S <br> (Every END processing/ Instruction execution) | New | LCPU |

Tab. A-77:
Special registers (19): Built-in I/O function

| Number | Name $\quad$ Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1902 | CH2 status monitor | This register stores each status of CH 2 . | S <br> (Every END <br> processing) | New | LCPU |
| SD1903 | CH2 external I/ 0 status monitor | - This register stores a value indicating the external I/O signal status of CH 2 . <br> - Unused signal status is fixed at off. <br> - When Normal Mode is set for Operation Mode Setting (high-speed counter function parameter), a value according to the setting configured for Function Input Logic Setting (high-speed counter function parameter) is stored in the function input status. Therefore, when a voltage is applied to the function input terminal while Negative logic is set for Function input logic setting, this register turns off. <br> - When other than A Phase/B Phase is selected for Count Source Selection (high-speed counter function parameter), the phase A input status and phase B input status are fixed at off. | S <br> (Every END processing) | New | LCPU |

Tab. A-77:
Special registers (19): Built-in I/O function

| Number | Name $\quad$ Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SD1904 | CH2 operation mode monitor | This register stores a value indicating the operation mode for high-speed counter of CH 2 set by the parameter. <br> - 0: Unused <br> - 1: Normal mode <br> - 2: Frequency measurement mode <br> - 3: Rotation speed measurement mode <br> - 4: Pulse measurement mode <br> - 5: PWM output mode | S <br> (Every END processing) | New | LCPU |
| SD1905 | CH2 counter type monitor | - This register stores a value indicating the counter type for high-speed counter of CH 2 set by the parameter. <br> - Counter selection is disabled (fixed at " 0 ") when a value stored to CH 2 operation mode monitor (SD1904) is other than "1" (normal mode). <br> 0 : Linear counter <br> 1: Ring counter | S <br> (Every END <br> processing) | New | LCPU |
| SD1906 | CH 2 selected counter function | - This register stores a value indicating the selected counter function for high-speed counter of CH2 set by the parameter. • Counter selection is disabled (fixed at "0") when a value stored to CH 2 operation mode monitor (SD1904) is other than "1" (normal mode). <br> 0 : Count disabling function <br> 1: Latch counter function <br> 2: Sampling counter function <br> 3: Count disabling/preset function <br> 4: Latch counter/preset function | S <br> (Every END processing) | New | LCPU |
| SD1907 | CH2 error code | This register stores the error code of an error occurred in CH2. | S <br> (Every END processing) | New | LCPU |
| SD1908 | CH 2 warning code | This register stores the warning code of a warning occurred in CH 2 . | S <br> (Every END processing) | New | LCPU |

Tab. A-77: Special registers (19): Built-in I/O function
A.7.20 Data logging

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1940 <br> SD1941 | Data logging setting No. 1 | Latest file No. | This register stores the latest file number. This register is cleared to "0" by a stop command from LCPU Logging Configuration Tool. | S <br> (Status change) | New | LCPU |
| SD1942 |  |  | This register stores the oldest file number. | S |  |  |
| SD1943 |  | Oldest file No. | This register is cleared to "0" by a stop command from LCPU Logging Configuration Tool. | (Status change) | New | LCPU |
| SD1944 |  | Free buffer space | This register stores free buffer space (unit: 1 K byte). If the value is small, processing overflow may occur. For trigger logging, this register stores the buffer size until when data are collected by the number of records after trigger. This register is cleared to " 0 " by a stop command from LCPU Logging Configuration Tool. |  | New | LCPU |
| SD1945 |  | Number of times processing overflow occurred | This register stores the number of times that data logging processing overflow occurred. If an overflow occurs, some data may not be collected. When the storage value reaches to 65535 , count is resumed from "0". <br> If Stop is specified for Operation occurring when number of saved files is exceeded, processing overflow may occur from when data collection by the number of specified storage files is completed and until when data logging is stopped. This register is cleared to " 0 " by the registration of the setting or a stop command from LCPU Logging Configuration Tool. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | LCPU |

Tab. A-78: $\quad$ Special registers (20): Data logging

| Number | Name | Meaning | Description | Set by (if set) | $\begin{gathered} \text { ACPU } \\ \text { D9 } \square \square \square \end{gathered}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1946 | Data logging setting No. 1 | Data logging error cause | This register stores the cause of an error that occurred during data logging. <br> - 0: No error <br> - Other than 0: For values stored at error occurrence, refer to the errors that occurs in data logging described in the following manual (MELSEC-L CPU Module User's Manual (Data Logging Function)). <br> This register is cleared to "0" by the registration of the setting or a stop command from LCPU Logging Configuration Tool. | $\underset{\text { (Error) }}{\text { S }}$ | New | LCPU |
| $\begin{aligned} & \text { SD1950 } \\ & \text { to } \\ & \text { SD1956 } \end{aligned}$ | Data logging setting No. 2 | Same as in data logging setting No. 1 | Same as in data logging setting No. 1 (SD1940 to SD1946) | Same as in data logging setting No. 1 | New | LCPU |
| SD1960 to SD1966 | Data logging setting No. 3 |  |  |  |  |  |
| SD1970 to SD1976 | Data logging setting No. 4 |  |  |  |  |  |
| $\begin{aligned} & \text { SD1980 } \\ & \text { to } \\ & \text { SD1986 } \end{aligned}$ | Data logging setting No. 5 |  |  |  |  |  |
| $\begin{gathered} \text { SD1990 } \\ \text { to } \\ \text { SD1996 } \end{gathered}$ | Data logging setting No. 6 |  |  |  |  |  |
| SD2000 to SD2006 | Data logging setting No. 7 |  |  |  |  |  |
| SD2010 to SD2016 | Data logging setting No. 8 |  |  |  |  |  |
| SD2020 to SD2026 | Data logging setting No. 9 |  |  |  |  |  |
| SD2030 to SD2036 | Data logging setting No. 10 |  |  |  |  |  |

Tab. A-78: $\quad$ Special registers (20): Data logging

## Index

ACOSD, ACOSDP ..... 7-378
ACOS, ACOSP ..... 7-375
Adding
clock data ..... 7-494
expansion clock data ..... 7-525
Addressing of
arrays ..... 3-23
registers ..... 3-22
ADRSET, ADRSETP ..... 7-562
ANB ..... 5-13
ANDFI ..... 5-10
ANDPI ..... 5-10
ANDP, ANDF ..... 5-7
AND, ANI ..... 5-4
ANY (data type) ..... 3-9
Application instructions, Part 1 ..... 6-1
Application Instructions, Part 2 ..... 7-1
Arcus cosine calculation
from BCD data ..... 7-448
of floating point values (double precision) ..... 7-379
of floating point values (single precision) ..... 7-376
Arcus sine calculationfrom BCD data7-445
from floating point values (double precision) ..... 7-373
from floating point values(single precision)7-370
Arcus tangent calculation
from BCD data ..... 7-451
of floating point values (double precision) ..... 7-385
of floating point values (single precision) ..... 7-382
Arithmetic Operation instructions (overview) ..... 2-14
Array address/ initial address conversion ..... 3-24
Arrays (adressing) ..... 3-23
ASC, ASCP ..... 7-312
ASIND, ASINDP ..... 7-372
ASIN, ASINP ..... 7-369
ATAND, ATAND ..... 7-384
ATAN, ATANP ..... 7-381
B
BACOS, BACOSP ..... 7-447
BAND, BANDP ..... 7-458
BASIN, BASINP ..... 7-444
BATAN, BATANP ..... 7-450
Batch
save and recovery of index register contents ..... 7-571
BBLKRD, BBLKRDP ..... 12-27
BBLKWR, BBLKWRP ..... 12-30
BCD data
arithmetic operation instructions ..... 6-37

## A <br> A

BMOV, BMOVP ..... 6-166
BREAK, BREAKP ..... 7-137
BRST, BRSTP ..... 7-68
BSET, BSETP ..... 7-68
BSFL, BSFLP ..... 7-55
BSFR, BSFRP ..... 7-55
BSIN, BSINP ..... 7-435
BSQR, BSQRP ..... 7-431
BTAN, BTANP ..... 7-441
BTOW, BTOWP ..... 7-111
Buffer memory access instructions (overview). 2-39
BUFRCV ..... 12-34
BUFRCVS (ETHERNET interface module). ..... 12-39
BUFRCVS (Serial communication modules) ..... 12-3
BUFSND ..... 12-42
Building an input matrix ..... 6-233
Built-in Ethernet port
Special registers ..... A-207
Special relays ..... A-139
Built-in I/O function
Special registers ..... A-219
Special relays ..... A-149
BXCH, BXCHP ..... 6-179
$B x, B x P, B /, B / P$ ..... 6-60
Byte exchange ..... 6-183
B+, B+P, B-, B-P ..... 6-52
C
Calculating
averages of 16-/32-bit BIN data ..... 7-131
totals of 16-bit BIN data blocks ..... 7-127
totals of 32-bit BIN data blocks ..... 7-129
CALL, CALLP ..... 7-140
Categories of instructions (overview) ..... 2-1
CCOM, CCOMP ..... 7-177
Changing
clock data format ..... 7-504
Character string
extract from right or left ..... 7-320
insert ..... 7-334
linking operations ..... 6-92
search ..... 7-330
STRING instruction ..... 3-25
Character string data transfer. ..... 6-159
Character string processing instructions ..... 7-245
Character string processing instructions (overview) ..... 2-41
Character strings
delete. ..... 7-337
detect length ..... 7-281
storing and moving ..... 7-324
Check data bits ..... 7-88
CHKCIR, CHKEND ..... 7-240
CHKST, CHK ..... 7-232
CJ ..... 6-186
Clock data
adding of ..... 7-494
format changing ..... 7-504
reading of ..... 7-488
subtraction of ..... 7-499
writing of ..... 7-491
Clock instructions ..... 7-485
Clock instructions (overview) ..... 2-51
CLOSE ..... 12-56
CML, CMLP ..... 6-161
COM (Refresh). ..... 7-170
COM (Selective Refresh) ..... 7-173
Common logarithm calculation fromfloating point values (double precision)7-427
Common logarithm calculation from floating point values (single precision) ..... 7-424
Comparision operation instructions (overview) ..... 2-10
Comparison
BIN block data ..... 6-26
BIN 16-bit data ..... 6-7
BIN 32-bit block data ..... 6-31
Character string data ..... 6-21
clock data ..... 7-515
Counters ..... A-109
Display instructions ..... A-110
Floating point data ..... 6-13
of CPU modules ..... A-102
Timer functions ..... A-105
32-bit data ..... 6-10
Comparison operation instructions. ..... 6-2
$D=, D<>, D>, D<=, D<, D>=$ ..... 6-10
$\mathrm{E}=\mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$. ..... 6-13
=, <>, >, <=, <, >= ..... 6-7
\$=, \$<>, \$>, \$<=, \$<, \$>= ..... 6-21
COMRD, COMRDP ..... 7-276
Connection instructions ..... 5-13
Connection instructions (overview) ..... 2-7
Connection (ETHERNET)
close ..... 12-58
open of ..... 12-50
Constants (use in an instruction) ..... 3-1
Conversion
from BCD block data into BIN block data ..... 6-144
from BCD data into BIN data. ..... 6-107
from BIN block data into BCD block data ..... 6-141
from BIN data into BCD data ..... 6-104
from BIN data into floating point data (double precision). ..... 6-114
from BIN data into floating point data
(single precision) ..... 6-111
from BIN data into Gray code data ..... 6-128
from BIN 16-bit data into BIN 32-bit data ..... 6-124
from BIN 32-bit data into BIN 16-bit data ..... 6-126
from degrees into radian as
floating point value (double precision) ..... 7-391
from degrees into radian as
floating point value (single precision) ..... 7-388
from Double precision to Single precision ..... 6-149
from floating point data into BIN data(double precision)6-121
from floating point data into BIN data (single precision) ..... 6-117
from Gray code data into BIN data ..... 6-131
from radian in floating point formatinto degrees (double precision)7-397
from radian in floating point format into degrees (single precision) ..... 7-394
from Single precision to Double pof BIN 16-bit data into ASCII code7-313
of BIN 16-/32-bit binary data into ..... 7-284
of character string data into decimal floating point data ..... 7-307
of character strings into
7-291
BIN 16-/32-bit binary data
of decimal ASCII data into
7-264
BIN 16-/32-bit binary data
of decimal ASCII data into ..... 7-273
4-/8-digit BCD data
4-/8-digit BCD data
of floating point data into
of floating point data into
character string data ..... 7-297
of floating point data into
the decimal format ..... 7-344
of floating point number into the BCD format ..... 7-340
of hexadecimal ASCII data into ..... 7-269
of hexadecimal ASCII values into ..... 7-316
binary values
binary values249
decimal values in ASCII code ..... 7-249
of 4-/ 8-digit BCD data into ASCII code. ..... 7-259
of16-/32-bit binary data into7-254
Conversion from A series toMELSEC System Q or L seriesSpecial registersA-199
Special relays ..... A-132
COSD, COSD ..... 7-360
Cosine calculation
from BCD data ..... 7-439
from floating point values ..... 7-361
from floating point values(single precision)7-358
COS, COSP ..... 7-357
Count-up/-down counter
1-phase ..... 6-207
2-phase ..... 6-210
CPU shared memoryreading from9-15
writing to ..... 9-5, 9-9
CPU table in instruction descriptions ..... 4-2
CPU types ..... 1-2
Special relays ..... A-131
DSCL, DSCLP ..... 7-466
Debugging and failure diagnosis
instructions (overview) ..... 2-40
Decoding
from 8 to 256 bits ..... 7-91
7-segment code ..... 7-97
DECO, DECOP ..... 7-90
Dedicated instructions ..... 3-6
DEGD, DEGDP ..... 7-396
DEG, DEGP ..... 7-393
Delete .....
7-337 .....
7-337 ..... 7-622
of character strings
of character strings
Deleting data blocks in a data table ..... 7-201
DELTA ..... 5-49
DELTAP ..... 5-49
Destination of data (d) ..... 3-2
Detecting the length of character strings ..... 7-281
Devices
Multiple Instructions using the same device. 3-61
Devices in instruction descriptions ..... 4-3
DFLT, DFLTP ..... 6-110
DFRO, DFROP ..... 7-208, 9-14
DGBIN, DGBINP ..... 6-130
DGRY, DGRYP ..... 6-127
DHABIN, DHABINP ..... 7-268
DI ..... 6-193
Diagnostic informationSpecial registersA-157
Special relays ..... A-114
DINC, DINCP, DDEC, DDECP ..... 6-97
DINT (data type) ..... 3-22
DINT, DINTP ..... 6-116
Direct read of one byte from a file register. ..... 7-555
Direct write of one byte to a file register ..... 7-559
Display instructions ..... 7-217
Display instructions (overview) ..... 2-39
Disuniting
data in byte units ..... 7-112
data in random bit groupings ..... 7-107
16-bit data ..... 7-101
Disuniting and uniting data in byte units ..... 7-112
Disuniting or uniting of data in random
bit groupings ..... 7-107
DIS, DISP. ..... 7-100
DLIMIT, DLIMITP ..... 7-454
DMAX, DMAXP ..... 7-116
DMEAN, DMEANP ..... 7-130
DMOV, DMOVP ..... 6-151
DNEG, DNEGP ..... 6-133
DOR, DORP ..... 7-13
Double precision floating-point data ..... 3-19
DRCL, DRCLP ..... 7-48
DRCR, DRCRP ..... 7-45
Drive information
Special relays ..... A-125
DROL, DROLP ..... 7-48
DROR, DRORP ..... 7-45
DSCL2, DSCL2P ..... 7-471
DSER, DSERP. ..... 7-81
DSFL, DSFLP ..... 7-61
DSFR, DSFRP ..... 7-61
DSTR, DSTRP ..... 7-283
DSUM, DSUMP ..... 7-87
DTEST, DTESTP ..... 7-71
DTO, DTOP ..... 7-212, 9-8
DT=, DT, DT>, DT= ..... 7-509
DUTY ..... 7-549
DVAL, DVALP ..... 7-290
DWORD ..... 3-22
DWSUM, DWSUMP ..... 7-128
DXCH, DXCHP ..... 6-176
DXNR, DXNRP ..... 7-29
DXOR, DXORP ..... 7-21
Dx, DxP, D/, D/P ..... 6-49
DZONE, DZONEP ..... 7-462
D+, D+P, D-, D-P ..... 6-42
$D=, D<>, D>, D<=, D<, D>=$ ..... 6-9

## E

ECALL, ECALLP ..... 7-153
ECON, ECONP ..... 6-146
EDMOV, EDMOVP ..... 6-156
EDx, EDxP, ED/, ED/P ..... 6-80
ED+, ED+P, ED-, ED-P ..... 6-72
EFCALL, EFCALLP ..... 7-159
EGF ..... 5-22
EGP ..... 5-22
El ..... 6-193
EMOD, EMODP ..... 7-339
EMOV, EMOVP ..... 6-154
EN input ..... 3-53
Encoding
from 256 to 8 bits ..... 7-94
ENCO, ENCOP ..... 7-93
END ..... 5-63
End of main routine program ..... 5-61
End of sequence program ..... 5-64
End of subroutine program ..... 7-147
ENEG, ENEGP ..... 6-136
ENO output ..... 3-53
EREXP, EREXPP ..... 7-343
ERRCLR ..... 12-61
Error clearing ..... $13-2$
Error code (ETHERNET module) clearing of ..... 12-63
reading of ..... 12-69
Error codes List ..... 13-1
types ..... 13-2
ERRRD ..... 12-67
ESTR, ESTRP ..... 7-296
ETHERNET
Deletion of "ERR"-LED ..... 12-63
reading of an error code ..... 12-69
Re-initialisation ..... 12-74
EVAL, EVALP ..... 7-306
Exchange upper and lower byte ..... 6-183
Exclusive NOR
operations with 16-bit data blocks ..... 7-36
Exclusive OR operations with 16-bit data blocks ..... 7-27
Execution conditionsfor comparison operation instructions6-4
Representation ..... 2-5
Execution conditions of the instructions ..... 3-52
Expansion clock data
adding of ..... 7-525
reading of ..... 7-521
subtraction of ..... 7-529
Expansion clock instructions ..... 7-519
Expansion clock instructions (overview) ..... 2-53
EXPD, EXPDP ..... 7-414
Exponentiation
of floating point data (double precision) ..... 7-403
of floating point data (single precision) ..... 7-400
EXP, EXPP ..... 7-411
Extraction of character string data ..... 7-320
Ex, ExP, E/, E/P ..... 6-77
E+, E+P, E-, E-P ..... 6-67
$\mathrm{E}=\mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$. ..... 6-12
F
Failure check for bidirectional operations ..... 7-233
Failure diagnosis and debugging instructions ..... 7-231
FCALL, FCALLP ..... 7-148
FDEL, FDELP ..... 7-200
FEND ..... 5-60
FF ..... 5-47
FIFR, FIFRP ..... 7-192
FIFW, FIFWP ..... 7-188
File register switching instructions ..... 7-475
File register switching instructions (overview) ..... 2-50
File registers
Precautions ..... 3-66
Finding an instruction ..... 1-3
FINS, FINSP ..... 7-200
Floating point data
addition and subtraction operations (double precision) ..... 6-73
addition and subtraction operations (single precision) ..... 6-68
multiplication and division operations (double precision) ..... 6-81
multiplication and division operations (single precision) ..... 6-78
transfer (double precision) ..... 6-157
transfer (single precision) ..... 6-155
Floating point values as exponent of the base e (double precision) ..... 7-415
Floating point values as exponent of the base e (single precision) ..... 7-412
Floating-point data
double precision. ..... 3-19
Monitoring with programming tool ..... 3-20
single precision ..... 3-17
FLT, FLTP ..... 6-110
FMOV, FMOVP ..... 6-170
FOR, NEXT ..... 7-134
FOR/NEXT loop instruction ..... 7-135
FPOP, FPOPP ..... 7-196
FROM, FROMP ..... 7-208, 9-14
Functions in instruction descriptions ..... 4-5
Fuse blown module
Special registers ..... A-210

## G

GBIN, GBINP ..... 6-130
Generating check circuits for theCHK instruction7-241
Generating pulses at direct access outputs ..... 5-50
GETE, GETEP ..... 12-6
GOEND. ..... 6-190
GRY, GRYP ..... 6-127
HABIN, HABINP ..... 7-268
Header of the MELSEC-AWL ..... 3-7
HEX, HEXP ..... 7-315
Hierarchy of data types ANY ..... 3-9
High-speed block transfer of file register ..... 7-628
HOUR, HOURP ..... 7-503
I
IEC Commands for comparison ..... 6-4
linstructions
for failure diagnosis and debugging ..... 7-231
IMASK ..... 6-193
INC, INCP, DEC, DECP ..... 6-94
Index qualification
General ..... 3-27
Index qualification of entire program parts ..... 7-180
Indexed device numbers
storing in an index qualification table ..... 7-185
Indirect adress storing ..... 7-563
Indirect designation ..... 3-39
Initial registers ..... 3-22
Input instructions ..... 5-4
Input instructions (overview) ..... 2-6
Insert ..... 7-334
Inserting data blocks in a data table ..... 7-201
Instruction for MELSECNET/H ..... 2-63
Instruction names ..... 2-4
Instruction related registers Special registers ..... A-194
Instruction related special relays
Special relays ..... A-128
Instruction (structure) ..... 3-1
Instructions
Applicable to subset processing ..... 3-56
Buffer memory access. ..... 7-207
Display ..... 7-217
Execution conditions ..... 3-52
expansion clock data ..... 7-519
for a multi-CPU system ..... 9-1
for a redundant system ..... 11-1
for character string processing ..... 7-245
for clock data ..... 7-485
for data control ..... 7-453
for data refresh ..... 8-1
for file register switching ..... 7-475
for program control ..... 7-532
for special function modules. ..... 12-1
Multiple CPU device write/read ..... 10-1
operation errors ..... 3-44
read from CPU shared memory ..... 9-13
writing to the CPU shared memory ..... 9-2
Instructions for CC-Link (overview) ..... 2-64
Instructions for ETHERNET interface modules (overview) ..... 2-63
Instructions for PROFIBUS/DP interface modules (overview) ..... 2-62
Instructions for reading from the CPU shared memory of another CPU (overview) ..... 2-59
Instructions for serial communication modules (overview) ..... 2-62
Instructions for writing to the CPU shared memory of host CPU (overview). ..... 2-59
Instructions (overview) ..... 2-4
INSTR, INSTRP ..... 7-329
Interrupt ..... 2-25
Interrupt control instructions ..... 6-194
Interrupt control instructions (overview) ..... 2-25
INT, INTP ..... 6-116
INV ..... 5-18
IRET ..... 6-200
IXDEV, IXSET ..... 7-184
IX, IXEND. ..... 7-179
I/O module verification
Special registers ..... A-210
I/O partial refresh ..... 6-204
I/O refreshSpecial relays . . . . . . . . . . . . . . . . . . . . A-124
J
JMP ..... 6-186
Jump instructions ..... 6-187
Jump to the end of a program ..... 6-191
K
KEY ..... 7-564

## L

L series CPUs ..... 1-2
Ladder block parallel connection ..... 5-14
Ladder block series connection ..... 5-14
LDFI ..... 5-10
LDPI ..... 5-10
LDP, LDF ..... 5-7
LD, LDI ..... 5-4
Leading edge and trailing edge output ..... 5-44
LEDR ..... 7-227
LEFT, LEFTP. ..... 7-319
LEN, LENP ..... 7-280
Limitation of output values ..... 7-455
LIMIT, LIMITP ..... 7-454
Link refresh instructions ..... 6-202
Load inverse (normally closed contact) ..... 5-5
Load (normally open contact) ..... 5-5
Logarithm (In) calculation from floating point values
(double precision). ..... 7-421
Logarithm (ln) calculation from floating point values
(single precision) ..... 7-418
LOGD, LOGDP ..... 7-420
Logical
AND ..... 7-5
exclusive NOR ..... 7-30
exclusive OR ..... 7-22
OR ..... 7-14
product with 16 -bit data blocks ..... 7-11
sum with 16-bit data blocks ..... 7-19
Logical operation instruction (overview) ..... 2-27
Logical operation instructions ..... 7-2
LOG, LOGP ..... 7-417
LOG10D, LOG10DP ..... 7-426
LOG10, LOG10P ..... 7-423M
Master Control Instructions ..... 5-54
Master control instructions (overview) ..... 2-9
MAX, MAXP ..... 7-116
MC ..... 5-54
MCR ..... 5-54
MEAN, MEANP ..... 7-130
MEF ..... 5-20
MELSEC System Q CPUs ..... 1-2
MELSECNET ..... 12-80
Memory cards Special registers ..... A-185
MEP ..... 5-20
MIDR, MIDRP ..... 7-323
MIDW, MIDWP ..... 7-323
Miscellaneous Instructions. ..... 5-66
Miscellaneous instructions (overview) ..... 2-9
Moving parts of character strings ..... 7-324
MOV, MOVP ..... 6-151
MPP ..... 5-15
MPS ..... 5-15
MRD ..... 5-15
MTR ..... 6-232
Multiple CPU high-speed transmission dedicated instructions (overview) ..... 2-60
N
NDIS, NDISP ..... 7-106
NEG, NEGP ..... 6-133
Network data refresh ..... 8-3
Network refresh instructions (overview) ..... 2-58
No operation program step ..... 5-69
NOP ..... 5-68
NOPLF ..... 5-68
Notation of instructions ..... 3-3
Notes in instruction descriptions ..... 4-6
Number (n) ..... 3-2
Numerical key input ..... 7-565
NUNI, NUNIP ..... 7-106
0
OPEN ..... 12-47
Operation errors when an instruction is executed ..... 3-44
Operation errors in instruction descriptions ..... 4-6
Operation result
conversion into pulse ..... 5-21
inversion ..... 5-19
processing ..... 5-16
Operation start ..... 5-5
ORB ..... 5-13
ORFI ..... 5-10
ORPI ..... 5-10
ORP, ORF ..... 5-7
OR, ORI ..... 5-4
Other convenient instructions, Part 1 ..... 6-205
Other convenient instructions, Part 2 ..... 7-546
Other instructions, Part 2 (overview) ..... 2-55
OUT ..... 5-24
OUT C ..... 5-30
OUT F ..... 5-33
OUT T. ..... 5-26
OUTH T ..... 5-26
Output
of a comment ..... 7-224
of an ASCII character string ..... 7-219
Output Instructions ..... 5-24
Output instructions (overview) ..... 2-8
Output of annunciators ..... 5-34
Overview
Arithmetic operation instructions ..... 2-14
available devices ..... A-102
Bit processing instructions ..... 2-32
Buffer memory access instructions ..... 2-39
Categories of instructions ..... 2-1
Character string processing instructions ..... 2-41
Clock instructions ..... 2-51
Comparison operation instructions ..... 2-10
Connection instructions ..... 2-7
CPU types ..... 1-2
Data control instructions ..... 2-48
Data conversion instructions ..... 2-20
Data processing instructions ..... 2-33
Data refresh instructions ..... 2-25
Data table instructions ..... 2-38
Data transfer instructions ..... 2-23
Data types ..... A-104
Debugging and failure diagnosis instructions ..... 2-40
Display instructions ..... 2-39
Expansion clock instructions ..... 2-53
File register switching instructions ..... 2-50
Further manuals ..... 1-1
Input instructions ..... 2-6
Instruction Tables ..... 2-1
Instructions ..... 2-4
Instructions for CC-Link ..... 2-64
Instructions for ETHERNET interface modules ..... 2-63
Instructions for PROFIBUS/DP interface modules ..... 2-62
Instructions for reading from the
CPU shared memory of another CPU ..... 2-59
Instructions for serial communication modules ..... 2-62
Instructions for writing to the CPU shared memory of host CPU ..... 2-59
Interrupt control instructions ..... 2-25
I/O control modes ..... A-104
Logical operation instructions ..... 2-27
Master control instructions ..... 2-9
Miscellaneous instructions ..... 2-9
Multiple CPU high-speed transmission dedicated instructions ..... 2-60
Network refresh instructions. ..... 2-58
Other convenient instructions. ..... 2-26
Other instructions, Part 2 ..... 2-55
Output instructions ..... 2-8
Processing times (definition) ..... A-1
Program branch instructions ..... 2-25
Program instructions ..... 2-54
Program termination instructions ..... 2-9
QCPU/LCPU instructions equivalent
A-111
to A series instructions
2-58
Read/write routing information
2-30
Rotation instructions
Shift instructions2-9, 2-31
2-44
Special registers ..... A-156
Special relays ..... A-113
SPS types ..... 1-2
Structured program instructions ..... 2-36
P
PAGE n ..... 5-68
PAIRSET ..... 12-79
Parallel connection
of contacts ..... 5-5
PCHK ..... 7-543
PLC parameters ..... 1-4
PLF ..... 5-43
PLOADP ..... 7-617
PLOW, PLOWP ..... 7-541
PLS ..... 5-43
PLSY ..... 6-228
POFF, POFFP ..... 7-536
Positioning instruction for rotary tables ..... 6-219
POWD, POWDP ..... 7-402
POW, POWP ..... 7-399
PR ..... 7-218
PRC ..... 7-223
Presetting the number of execution scans of a device ..... 7-550
Process control instruction
Special registers ..... A-211
Special relays ..... A-140
Processing ..... 3-17
Data of data type REAL ..... 3-17
of bit data ..... 3-11
of double word data (32 bits) ..... 3-14
of word data (16 bits). ..... 3-12
Processing Time LCPU ..... A-79
Processing times
tables for MELSEC System Q CPUs ..... A-2
Program
Delete from program memory ..... 7-622
loading from a memory card ..... 7-618
Number of program steps ..... 3-55
Unload and load ..... 7-625
Program branch instructions ..... 6-185
Program branch instructions (overview) ..... 2-25
Program control instructions ..... 7-532
Program examples in instruction descriptions. ..... 4-7
Program execution control instructions ..... 6-192
Program execution status check instruction ..... 7-544
Program instructions (overview) ..... 2-54
Program jumps. ..... 6-187
Program organisation unit (POU). ..... 3-22
Program steps (number) ..... 3-55
Program termination instructions (overview) ..... 2-9
Programmable (teaching) Timer ..... 6-213
Programming
of dedicated instructions ..... 3-6
of variables ..... 3-7
PRR, PRRP ..... 12-18
PSCAN, PSCANP ..... 7-539
PSTOP, PSTOPP ..... 7-534
PSWAPP ..... 7-624
Pulse
NOT parallel connection ..... 5-11
NOT series connection ..... 5-11
operation start ..... 5-8
parallel connection ..... 5-8
series connection ..... 5-8
Pulse density measurement ..... 6-226
Pulse output with adjustable number of pulses 6-229
Pulse width modulation ..... 6-231
PUNLOADP ..... 7-621
PUTE, PUTEP ..... 12-11
PWM ..... 6-230
QCDSET, QCDSETP ..... 7-482
QDRSET, QDRSETP ..... 7-479
R
RADD, RADDP ..... 7-390
RAD, RADP ..... 7-387
RAMP ..... 6-222
Ramp signal ..... 6-223
Randomizing values and series update ..... 7-430
RBMOV, RBMOVP ..... 7-627
RCL, RCLP ..... 7-42
RCR, RCRP ..... 7-39
Read
data from Standard ROM ..... 7-616
device comment data ..... 7-277
Reading
clock data. ..... 7-488
data from a designated file ..... 7-602
expansion clock data ..... 7-521
module information ..... 7-575
of user registered frames ..... 12-8
routing information ..... 8-9
Reading and writing routing information ..... 8-7
Reading data
entered first from a data table ..... 7-193
entered last from a data table ..... 7-197
from a special function module ..... 7-209
1-word data (16-bit) from a special function module ..... 7-209
2-word data (32-bit) from a special function module. ..... 7-209
Reading devices from another CP ..... 10-20
Reading of data
from a communication module ..... 12-4
from a PROFIBUS interface module. ..... 12-28
from another PLC (CC-Link) ..... 12-99
from automatic updating buffer ..... 12-130
from fixed buffer ..... 12-36
from intell. device station (CC-Link) ..... 12-114
in an interrupt program ..... 12-40
Read/write routing information (overview). ..... 2-58
REAL (data type) ..... 3-17
Redundant CPU information Special registers ..... A-198
Redundant power supply module Special registers ..... A-218
Special relays ..... A-148
Redundant system information (host CPU) Special registers ..... A-212
Special relays ..... A-140
Redundant system information (other CPU)
Special registers ..... A-214
Special relays ..... A-144
Redundant system (tracking information) Special registers ..... A-217
Special relays ..... A-145
Refresh
for link and interface data ..... 7-171
Refresh instruction ..... 7-171
Remote password count
Special registers ..... A-198
Reset
batch reset of bits ..... 7-76
Resetting
annunciators and error displays ..... 7-228
devices ..... 5-38
outputs in subroutine programs in
program files (EFCALL). ..... 7-160
outputs in subroutine programs (FCALL) ..... 7-149
watchdog timer ..... 7-548
RET ..... 7-146
Return from an interrupt program ..... 6-201
RFS, RFSP ..... 6-203
RIFR ..... 12-130
RIGHT, RIGHTP ..... 7-319
RIRCV ..... 12-111
RIRD. ..... 12-95
RISEND ..... 12-119
RITO. ..... 12-126
RIWT ..... 12-103
RLPASET ..... 12-83
RND, RNDP ..... 7-429
ROL, ROLP ..... 7-42
ROR, RORP ..... 7-39
Rotation instruction
left (16-bit), with carry flag. ..... 7-43
left (16-bit), without carry flag ..... 7-43
left (32-bit), with carry flag. ..... 7-49
left (32-bit), without carry flag ..... 7-49
right (16-bit), with carry flag ..... 7-40
right (16-bit), without carry flag ..... 7-40
right (32-bit), with carry flag ..... 7-46
right (32-bit), without carry flag ..... 7-46
Rotation instructions (overview) ..... 2-30
ROTC ..... 6-218
RSET, RSETP ..... 7-476
RST ..... 5-37
RST F ..... 5-40
S
Scaling
Point-by-point coordinate data ..... 7-467
Scan information
Special registers ..... A-182
Special relays ..... A-124
SCJ. ..... 6-186
SCL, SCLP ..... 7-466
SCL2, SCL2P ..... 7-471
Search
data ..... 7-82
for character strings ..... 7-330
maximum values in 16-/32-bit data ..... 7-117
minimum values in 16-/32-bit data ..... 7-120
16-bit data ..... 7-82
32-bit data ..... 7-84
SECOND, SECONDP ..... 7-503
SEG, SEGP ..... 7-96
Select refresh instruction ..... 7-174, 7-178
Sequence instructions ..... 5-1
Sequence program stop ..... 5-67
Series connection of contacts ..... 5-5
SER, SERP ..... 7-81
SET ..... 5-35
SET F ..... 5-40
Setting
comment files ..... 7-483
file register blocks ..... 7-477
file register files ..... 7-480
Setting a program
into the low-speed execution mode ..... 7-542
into the scan execution mode ..... 7-540
into the stand-by mode ..... 7-535
into the stand-by mode including reset of the outputs ..... 7-537
Setting and resetting single bits ..... 7-69
master control ..... 5-55
of annunciators ..... 5-41
Setting counters ..... 5-31
Setting of devices ..... 5-36
Setting of edge relays ..... 5-22
Setting output ..... 5-25
Setting timers ..... 5-27
SFL, SFLP ..... 7-52
SFR, SFRP ..... 7-52
SFT ..... 5-51
SFTBL, SFTBLP ..... 7-58
SFTBR, SFTBRP ..... 7-58
SFTP ..... 5-51
SFTWL, SFTWLP ..... 7-64
SFTWR, SFTWRP ..... 7-64
Shift instructions
Bit devices ..... 5-51
Shift instructions (overview) ..... 2-9
Shift instructions part 2 (overview) ..... 2-31
Shifting
bit devices ..... 5-52
n bit devices by n bits ..... 7-59
$n$ bit devices by 1 bit ..... 7-56
n word devices by n words. ..... 7-65
n word devices by 1 address ..... 7-62
16-bit data word by n bits ..... 7-53
Sign reversal
for BIN data (complement of 2) ..... 6-134
for floating point data (double precision) ..... 6-139
for floating point data (single precision) ..... 6-137
SIND, SINDP ..... 7-354
Sine calculation
from BCD data ..... 7-436
from floating point values (double precision) ..... 7-355
from floating point values
(single precision) ..... 7-352
Single precision floating-point data ..... 3-17
SIN, SINP. ..... 7-351
Software. ..... 1-2
Sorting
16-/32-bit data ..... 7-123
SORT, DSORT ..... 7-122
Source of data (s) ..... 3-1
SPD ..... 6-225
Special function instructions (overview) ..... 2-44
Special function timer ..... 6-215
Special functions ..... 7-347
Special registers
Built-in Ethernet port ..... A-207
Built-in I/O function ..... A-219
Conversion from A series to
MELSEC System Q or L series ..... A-199
Data logging ..... A-227
Debugging ..... A-198
Diagnostic information ..... A-157
Fuse blown module ..... A-210
Instruction related registers ..... A-194
I/O module verification ..... A-210
Memory cards ..... A-185
Overview ..... A-156
Process control instruction ..... A-211
Redundant CPU information ..... A-198
Redundant power supply module ..... A-218
Redundant system information (host CPU) ..... A-212
Redundant system information (other CPU) ..... A-214
Redundant system (tracking information) ..... A-217
Remote password count ..... A-198
Scan information ..... A-182
SM1592 ..... 13-61
System clocks/counters ..... A-181
System information ..... A-170
Special relay
SM1592 ..... 11-3
SM237 ..... 13-3
SM321 ..... 13-69
SM701 ..... 7-219
SM775 ..... 7-171
Special relays
Built-in Ethernet port. ..... A-139
Built-in I/O function. ..... A-149
Conversion from A series to
MELSEC System Q or L series ..... A-132
Data logging ..... A-154
Debugging ..... A-131
Diagnostic information ..... A-114
Drive information ..... A-125
Instruction related special relays ..... A-128
I/O refresh ..... A-124
Overview ..... A-113
Process control instruction ..... A-140
Redundant power supply module ..... A-148
Redundant system information (host CPU). ..... A-140
Redundant system information
(other CPU) ..... A-144
Redundant system (tracking information) ..... A-145
Scan information ..... A-124
System clocks ..... A-122
System information. ..... A-117
SP.CONTSW ..... 11-2
SP.DEVST ..... 7-612
SP.FREAD ..... 7-599
SP.FWRITE ..... 7-588
SQRD, SQRDP ..... 7-408
SQR, SQRP ..... 7-405
Square root calculation
from 4-digit or 8-digit BCD data ..... 7-432
of floating point values (double precision) ..... 7-409
of floating point values (single precision) ..... 7-406
SRND, SRNDP ..... 7-429
Standard device registers (Z) ..... 3-43
Start instruction for the CHK instruction ..... 7-233
STMR ..... 6-214
STOP ..... 5-66
Storing parts of character strings ..... 7-324
STRDEL, STRDELP ..... 7-336
STRINS, STRINSP ..... 7-333
Structured program instructions ..... 7-133
Structured program instructions (overview) ..... 2-36
STR, STRP ..... 7-283
Subroutine program call
CALL ..... 7-141
in a program file (ECALL) ..... 7-154
XCALL ..... 7-165
Subset processing ..... 3-42
Subtracting
clock data ..... 7-499
expansion clock data ..... 7-529
SUM, SUMP ..... 7-87
SWAP, SWAPP ..... 6-182
System clocks
Special relays ..... A-122
System clocks/counters Special registers ..... A-181
System information
Special registers ..... A-170
Special relays ..... A-117
System switching instruction for a redundant system ..... 2-61
System switching instruction (redundant PLC) ..... 11-3
S.DATERD, SP.DATERP ..... 7-520
S.DATE-, SP.DATE- ..... 7-528
S.DATE+, SP.DATE+ ..... 7-524
S.DEVLD, SP.DEVLD ..... 7-615
S.RTREAD, SP.RTREAD ..... 8-8
S.RTWRITE, SP.RTWRITE ..... 8-10
S.TO, SP.TO ..... 9-4
S.ZCOM, SP.ZCOM ..... 8-2

## T

TAND, TANDP . . . . . . . . . . . . . . . . . . . . . . 7-366
Tangent calculation
from BCD data ..... 7-442
from floating point values (double precision) ..... 7-367
from floating point values
(single precision) ..... 7-364
TAN, TANP ..... 7-363
Terminating a FOR/NEXT loop ..... 7-138
Termination Instructions ..... 5-60
Test of single bits in 16- / 32-bit data words ..... 7-72
TEST, TESTP ..... 7-71
TIMCHK ..... 7-552
Time check instruction ..... 7-553
$\mathrm{TM}=, \mathrm{TM}<>, \mathrm{TM}>, \mathrm{TM}<=, \mathrm{TM}<, \mathrm{TM}>=$ ..... 7-514
TO, TOP ..... 7-212, 9-8
Transfer
BIN block data (16-bit) ..... 6-171
BIN block data (32-bit) ..... 6-174
TTMR ..... 6-212

U
UDCNT1 ..... 6-206
UDCNT2 ..... 6-209
UINI ..... 12-72
UMSG ..... 7-634
UNIRD, UNIRDP ..... 7-574
Uniting
data in byte units ..... 7-113
data in random bit groupings. ..... 7-108
16-bit data ..... 7-104
UNI, UNIP ..... 7-103
Unloading and loading of a program ..... 7-625
Upper and lower limit control ..... 7-453
User frames
deletion ..... 12-13
reading of ..... 12-8
registration ..... 12-13
transmission ..... 12-20
User message ..... 7-635
V
VAL, VALP ..... 7-290
Variables in instruction descriptions ..... 4-5
Variables (use in an instruction) ..... 3-1
Verification
of device data ..... 3-51
of the device range ..... 3-45
W
WAND, WANDP ..... 7-4
WDT, WDTP. ..... 7-547
Word devices
3-11
3-11
specification of bits
specification of bits ..... 3-13
WORD, WORDP ..... 6-125
WOR, WORP ..... 7-13
Writing
7-491
7-491
clock data
clock data ..... 7-591
data to Standard ROM ..... 7-613
devices to another CPU ..... 10-15
routing information ..... 8-11
to an index table ..... 7-185
Writing data
to a data table ..... 7-189
to the buffer memory of a special function module ..... 7-213
Writing of data ..... 12-31
to a PROFIBUS interface module
12-126
to fixed buffer (ETHERNET) ..... 12-44
to intelligent device station (CC-Link) ..... 12-122
to station on CC-Link ..... 12-107
WSUM, WSUMP ..... 7-126
WTOB, WTOBP ..... 7-111
WXNR, WXNRP ..... 7-29
WXOR, WXORP ..... 7-21

## X

XCALL. ..... 7-164
XCH, XCHP ..... 6-176
x, xP, /, /P ..... 6-45

## Z

Zone control ..... 7-453
ZONE, ZONEP. ..... 7-462
ZPOP, ZPOPP ..... 7-570
ZPUSH, ZPUSHP ..... 7-570
ZRRDB, ZRRDBP ..... 7-554
ZRWRB, ZRWRBP ..... 7-558
Symbols
$+,+\mathrm{P},-,-\mathrm{P}$ ..... 6-38
=, <>, >, < =, <, > = ..... 6-6
\$ =, \$ <>, \$ >, \$ <=, \$ <, \$ > =. ..... 6-20
\$MOV, \$MOVP ..... 6-158
\$+, \$+P ..... 6-91
Numbers
16-bit data comparison ..... 6-7
32-bit data comparison ..... 6-10
7-segment data ..... 7-98


[^0]:    ${ }^{1}$ SFC transfer devices and SFC block devices are devices for SFC use.
    Refer to the following manual for how to use these devices: MELSEC-Q / L / QnA Programming Manual (SFC)

[^1]:    ${ }^{1} \mathrm{XO}$ is set

[^2]:    ${ }^{2}$ RUN/STOP switch of the CPU switched from RUN to STOP
    ${ }^{3}$ RUN/STOP switch of the CPU switched from STOP to RUN
    If a latch relay is designated by a PLS instruction, and the power is turned OFF while a latch relay is set, after turning ON the power again the designated latch relay is set for one scan.

[^3]:    ${ }^{1}$ One scan

[^4]:    ${ }^{1}$ Main routine program
    ${ }^{2}$ Subroutine program
    ${ }^{3}$ Interrupt program

[^5]:    ${ }^{1}$ Main routine program
    ${ }^{2}$ Subroutine program
    ${ }^{3}$ Interrupt program
    ${ }^{4}$ Sequence program

[^6]:    NOTE
    This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^7]:    ${ }^{1}$ Bits already in this state do not change (see function).

[^8]:    NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^9]:    ${ }^{1}$ Undesignated digits are read as 0 .

[^10]:    ${ }^{1}$ Undesignated digits are read as 0

[^11]:    ${ }^{1}$ Dividend
    ${ }^{2}$ Divisor
    ${ }^{3}$ Quotient
    ${ }^{4}$ Remainder

[^12]:    NOTE
    This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^13]:    NOTE
    This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^14]:    NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^15]:    ${ }^{1}$ Input power supply
    ${ }^{2}$ Input module
    ${ }^{3}$ Available inputs

[^16]:    ${ }^{1}$ Rounded off
    ${ }^{2}$ Eliminated

[^17]:    ${ }^{1}$ BIN 16-bit data
    ${ }^{2} 64$-bit floating point data, data type real number

[^18]:    ${ }^{1}$ 32-bit floating point data, data type real number
    ${ }^{2}$ BIN 16-bit data
    ${ }^{3}$ No result. Value exceeds relevant device range of INT instruction. Error code is returned.

[^19]:    ${ }^{1}$ Inversion with following addition

[^20]:    NOTE
    This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^21]:    NOTE
    The program examples 3 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^22]:    NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^23]:    NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^24]:    ${ }^{1}$ These bits are ignored.

[^25]:    ${ }^{1}$ Sequence program
    ${ }^{2}$ Interrupt program

[^26]:    Program For the application of an IRET instruction in a program refer to the program examples for the Example EI, DI, and IMASK instructions (refer to section 6.6.1).

[^27]:    NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see section 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^28]:    ${ }^{1}$ These bits are set to 0.

[^29]:    ${ }^{1}$ These bits remain unchanged.

[^30]:    ${ }^{1}$ The same device number can be specified for s 1 and d or s 2 and d .

[^31]:    ${ }^{1}$ These bits are set to 0 .
    ${ }^{2}$ Carry flag SM700

[^32]:    ${ }^{1}$ This bit is set to 0.
    ${ }^{2}$ Carry flag SM700

[^33]:    ${ }^{1}$ These bits are set to 0.
    ${ }^{2}$ Carry flag SM700
    n 1 and n 2 are specified under the condition that n 1 is larger than n 2 . If the value of n 2 is equal to or larger than the value of $n 1$, the remainder of $n 2 / n 1$ ( $n 2$ devided by $n 1$ ) is used for a shift. However, if the remainder of $n 2 / n 1$ is 0 , the instruction will be not processed.

    This instruction specifies n 1 ranged from 1 to 64.
    Bits starting from the highest bit to $n 2$ th bit are filled with 0 s. If the value of $n 2$ is larger than the value of $n 1$, the remainder of $n 2 / n 1$ will be 0 .

    If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.

[^34]:    ${ }^{1}$ Carry flag SM700

[^35]:    ${ }^{1}$ This device is set to 0 .

[^36]:    ${ }^{1}$ Set to OH

[^37]:    ${ }^{1}$ This bit is reset.

[^38]:    ${ }^{1}$ Tested bit

[^39]:    ${ }^{1}$ Tested bit

[^40]:    ${ }^{1}$ These bits remain unchanged.

[^41]:    ${ }^{1}$ Entry code
    ${ }^{2}$ Search range
    ${ }^{3}$ Comparison to entry code
    ${ }^{4}$ Processing sequence
    ${ }^{5}$ Search data

[^42]:    ${ }^{1}$ Entry code
    ${ }^{2}$ Search range
    ${ }^{3}$ Search results
    ${ }^{4}$ Position of first match
    ${ }^{5}$ Number of matches

[^43]:    ${ }^{1}$ Counting set bits
    ${ }^{2}$ Binary coded number of bits (In this example 16 bits are set.)

[^44]:    ${ }^{1}$ Bit device
    ${ }^{2}$ Word device
    ${ }^{3} 8$ bits
    ${ }^{4}$ These bits are always reset to 0 .
    ${ }^{5} 7$-segment data

[^45]:    ${ }^{1} 4$-bit groupings to be stored in D10

[^46]:    ${ }^{1}$ These bits are ignored.
    ${ }^{2}$ These bits are reset to 0 .

[^47]:    ${ }^{1}$ These bytes are ignored.

[^48]:    ${ }^{1}$ An error will not occur even when the device number specified by s 1 to s 5 is not a multiple of 16 at the digit designation of the bit device.

[^49]:    ${ }^{1}$ Sequence program of the master station
    ${ }^{2}$ Link scan time in the slave station

[^50]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ Data table range

[^51]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ Data table range

[^52]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ For $\mathrm{n}=2$ the data block is inserted at $\mathrm{d}+2$

[^53]:    ${ }^{1}$ Data table
    ${ }^{2}$ Leading edge of X10

[^54]:    ${ }^{1} \mathrm{CPU}$ module
    ${ }^{2}$ Buffer memory of special function module
    ${ }^{3} \mathrm{n} 3$ words (same data is written)

[^55]:    NOTE

[^56]:    ${ }^{1}$ Number of stored annunciators
    ${ }^{2} \mathrm{~F}$ number storage area

[^57]:    ${ }^{1}$ Advance movement
    ${ }^{2}$ Retract movement
    ${ }^{3}$ Advance command
    ${ }^{4}$ Retract command

[^58]:    ${ }^{1}$ Binary value
    ${ }^{2}$ Output

[^59]:    ${ }^{1}$ Upper 8 bits
    ${ }^{2}$ Lower 8 bits
    ${ }^{3}$ 32-bit binary data
    ${ }^{4}$ ASCII code of the 7th digit/ ASCII code of the 8th digit
    ${ }^{5}$ ASCII code of the 5th digit/ ASCII code of the 6th digit
    ${ }^{6}$ ASCII code of the 3th digit/ ASCII code of the 4th digit
    ${ }^{7}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit
    ${ }^{8}$ With the relay SM701 not set

[^60]:    ${ }^{1}$ Output
    ${ }^{2}$ Binary data

[^61]:    ${ }^{1}$ Is read as -00276
    ${ }^{2}$ Binary value

[^62]:    ${ }^{1}$ These characters are not processed
    ${ }^{2}$ Total of all digits
    ${ }^{3}$ Number of decimal places
    ${ }^{4}$ Binary value
    ${ }^{5}$ Sign character
    ${ }^{6}$ These characters are not processed
    7 Total of all digits
    ${ }^{8}$ Number of decimal places
    ${ }^{9}$ Binary value

[^63]:    ${ }^{1}$ These digits are omitted
    ${ }^{2}$ Decimal floating point data (data type REAL)

[^64]:    ${ }^{1}$ Position of the 1 st character (s2), 5th character of the character string

[^65]:    ${ }^{5}$ Exponentiation operation

[^66]:    NOTE Within the IEC editors please use the IEC instructions.

[^67]:    ${ }^{1}$ Output value
    ${ }^{2}$ Input value
    ${ }^{3}$ Output value (d)
    ${ }^{4}$ Input value (s3)
    ${ }^{5}$ Upper (positive) zone control value (s2)
    ${ }^{6}$ Input value = 0
    ${ }^{7}$ Lower (negative) zone control value (s1)

[^68]:    ${ }^{1}$ Year
    ${ }^{2}$ Month, day
    ${ }^{3}$ Hour, minute
    ${ }^{4}$ Second, day of the week
    ${ }^{5}$ Clock data

[^69]:    ${ }^{1}$ Hour
    ${ }^{2}$ Minute
    ${ }^{3}$ Second

[^70]:    ${ }^{1}$ Hour
    ${ }^{2}$ Minute
    ${ }^{3}$ Second

[^71]:    ${ }^{1}$ Hour
    ${ }^{2}$ Minute
    ${ }^{3}$ Second

[^72]:    ${ }^{1}$ Storage area for even byte numbers (here: address 0 through address 5006)
    ${ }^{2}$ Storage area for odd byte numbers (here: address 1 through address 5007)

[^73]:    ${ }^{1}$ Serial byte number 32000 (lower byte of file register R16000)
    ${ }^{2}$ Serial byte number 32007 (upper byte of file register R16003)
    ${ }^{3}$ These bytes are ignored.

[^74]:    ${ }^{1}$ Input module
    ${ }^{2}$ Strobe signal

[^75]:    ${ }^{1}$ Execution condition for the KEY instruction
    ${ }^{2}$ Strobe signal (s+8, Array_s[8])
    ${ }^{3}$ ASCII input data (s+0 through s+7, Array_s[0] through Array_s[7])
    ${ }^{4}$ Input of characters completed (the device specified by d2 is set)

[^76]:    ${ }^{1}$ Numerical key pad
    ${ }^{2}$ Input module
    ${ }^{3}$ Strobe signal

[^77]:    ${ }^{1}$ Power supply module
    ${ }^{2}$ Head I/O number configured in the I/O assignment setting
    ${ }^{3}$ Head address in n1: K4 or H4
    ${ }^{4}$ Built-in I/O
    ${ }^{5}$ Built-in CC-Link
    ${ }^{6}$ Head address in n1: K6 or H6

[^78]:    ${ }^{1}$ Power supply module
    ${ }^{2}$ When the target module is a CPU module itself, specify the start I/O number by H3EO
    ${ }^{3}$ Specify the start I/O number by K3 or H3
    ${ }^{4}$ Head I/O number configured in the I/O assignment setting
    ${ }^{5}$ Built-in I/O
    ${ }^{6}$ Built-in CC-Link
    ${ }^{7}$ Specify H3E0 to read the module name of the CPU module
    ${ }^{8}$ Specify the start I/O number by K6 or H6

[^79]:    ${ }^{1}$ Setting of the execution/completion type
    ${ }^{2}$ Setting of the number of data to read
    ${ }^{3}$ Head address in the file (start reading at the beginning of the file)
    ${ }^{4}$ Transfer of the file name to the control data
    ${ }^{5}$ Normal completion display
    ${ }^{6}$ Error completion display

[^80]:    ${ }^{1}$ When file registers are stored in the Flash card, no processing is performed for transfer from internal devices to file registers.
    ${ }^{2}$ Unusable for the Q00UCPU and Q01UCPU.

[^81]:    ${ }^{1}$ Program of the remote master station
    ${ }^{2}$ Link scan
    ${ }^{3}$ Remote I/O station network refresh
    ${ }^{4}$ I/O module
    ${ }^{5}$ Intelligent function module

[^82]:    ${ }^{1}$ The setting range varies depending on the auto refresh setting range of the multiple CPU high speed transmission function.

[^83]:    ${ }^{1}$ The number of blocks used for the multiple CPU high-speed transmission dedicated instruction.
    ${ }^{2}$ The number of empty blocks in the multiple CPU high-speed transmission area.

[^84]:    ${ }^{1}$ Execution command
    ${ }^{2}$ Number of request blocks: 4
    ${ }^{3}$ Multiple CPU high speed transmission area
    ${ }^{4}$ Number of empty blocks: 2
    ${ }^{5}$ Number of empty blocks: 8

[^85]:    Operation When an error occurs during execution of the PUTE instruction, the bit device (d)+1 is set and Error an error code is written to (s1)+1. For more information about the error codes please refer to the following manuals:

    - When the error code is 4FFFH or less, please refer to chapter 13 of this manual for error diagnostics.
    - When the error code is 7000 H or higher, please refer to the user's manual of the serial communication module.

[^86]:    ${ }^{1}$ Reading of the connection status ( $\mathrm{M} 0=1$ : Opening of connection 1 has been completed)
    ${ }^{2}$ Reading of the open request ( $\mathrm{M} 2 \mathrm{O}=1$ : Opening of connection 1 is requested)
    ${ }^{3}$ The signal to open the connection is converted to a pulse.
    ${ }^{4}$ The source for the parameters is set $(0000 \mathrm{H}=$ External setting).
    ${ }^{5}$ Opening of connection 1
    ${ }^{6} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
    ${ }^{7}$ M151 is set when an error has occured during the opening of the connection.

[^87]:    ${ }^{1}$ Reading of the connection status ( $\mathrm{M} 0=1$ : Opening of connection 1 has been completed)
    ${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
    ${ }^{3}$ The signal to open the connection is converted to a pulse.
    ${ }^{4}$ The source for the parameters is set $(0000 \mathrm{H}=$ External, $8000 \mathrm{H}=$ Devices $(\mathrm{s} 2)+2 \mathrm{to}(\mathrm{s} 2)+9)$ )
    5 The application setting is stored in (s2)+2.
    6 The port No. of the ETHERNET module is written to ( s 2 ) +3
    7 The IP address (10.97.85.223) of the external device is stored in (s2) +4 and (s2) +5 .
    ${ }^{8} \ln (\mathrm{~s} 2)+6$ the port No. of the external device is stored.
    ${ }^{9}$ Opening of connection 1
    ${ }^{10} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
    ${ }^{11} \mathrm{M} 151$ is set when an error has occured during the opening of the connection.

[^88]:    ${ }^{1}$ Major error:
    ${ }^{2}$ Minor or moderate error:

[^89]:    ${ }^{2}$ Processing time when Q312B is used.

[^90]:    ${ }^{1}$ This applies to the Built-in Ethernet port QCPU.

